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APPLICATIONS OF MICROPROCESSORS 
DATA MODEM TYPES 
IMPACT OF TECHNOLOGY
INTRODUCTION
Data modem design has attracted a lot of scientific and commercial interest for 
more than three decades now. The field is important from a scientific point of view, 
since reliable data communications require very sophisticated solutions to many associ­
ated problems. From a commercial point of view its importance arises from the ever- 
rising needs for Computer networking and distributed processing in general. Modem 
algorithms are real-time in nature, so adequate technological support is important for 
modem design development. Advances in VLSI are opening new possibilities in this 
area and current trends toward integration of computing and communications are plac­
ing new demands on its further development.
One can say that data modem design is entering its renaissance and this fact was 
our motivation in preparing this text. The objective is to bridge the gap between the 
increasing number of published papers on modem design and implementation, and the 
rapidly growing interest in the field. Included in the text are topics to introduce and 
familiarize the reader with modem design. Topics covered include: microprocessor 
applications in communications, data modem types, microprocessor and VLSI types, 
and technological impacts on design. Finally, we address the hardware issues such as 
the processor elements and interfacing, and software issues like the digital filter imple­
mentation. A comprehensive bibliography on modem design and implementation is also 
provided. With this bibliography one can research VLSI/microprocessor-based data 
modem design easily and thoroughly.
V. Medina and V. MllutXriovie
APPLICATIONS OF MICROPROCESSORS IN COMMUNICATIONS
Microprocessors offer a great deal of flexibility in communication system design 
and their application increases as they become faster and less expensive. Three major 
applications are in the areas of telecommunication systems, signal processing, and data 
modems.
Telecommunication systems widely use microprocessors for such things as protocols 
and switching. Protocols dictate the conventions by which one machine processor 
talks to another in a computer network. The amount of processing required for such an 
application is well suited to the capabilities of a typical microprocessor, as opposed to a 
more powerful microcomputer whose capabilities would be under utilized. The 
switched telephone network employs microprocessors to control the switching centers 
(Automatic Telephone Exchanges), which interconnect a subscriber's line to the outside 
world. These are only two of the wide variety of applications in telecommunications 
today.
- ft-
Many signal processing applications have developed with the introduction of faster 
and more sophisticated microprocessors. Highly labor-intensive calculations like the 
FFT,DFT, and correlation functions can now be done in real-time for many samples 
using a single-chip .microprocessor. These applications include; radar and sonar process­
ing, speech processing, image processing and pattern recognition, to name a few. The 
signal processing area has perhaps benefited and grown the most from microprocessor 
application and we can expect many new applications in the future.
A recent application uses a single-chip microprocessor to implement all the neces­
sary functions of a data modem. These functions include but are not limited to; coding 
and decoding for spectrum shaping and protection against noise, 
modulation/demodulation, digital filtering, adaptive equalization, and detection. The 
microprocessor may also be called upon to do data encryption and scrambling for 
private communications. The remaining text focuses on VLSI and microprocessor-based 
modem design.
V. Medina and V. Mc-fa-ttnovcc
DATA MODEM TYPES
Data modem types are characterized by the channel medium used and here we 
give a brief description of the salient characteristics of both the medium and the 
iriodem itself. The channel types discussed are; baseband data channels , voice-band 
telephone channels, digital microwave radio systems, satellite channels, spread-spectrum 
communication systems, trpposcatter communication systems* HF radio channels, VHF 
FM radio channels, arid underwater acoustic communication systems^
In baseband data communications the channel spectrum is centered around d.c. 
and the channel is short. The modem may need to incorporate some line equalization, 
but modulation/demodulation is not required. The range of possible digital speeds is 
relatively broad.
VoiCe-band telephone channels have an approximate bandwidth of 300 to 3000Hz. 
In this case, and in the remaining modems, modulation/demodulation is required. The 
voice-band modems must incorporate some line equalization, which may be very sophis­
ticated for high data rates.
The channel characteristics of digital microwave radio systems include: multipath 
fading, cochannel and adjacent channel interference, and a 2 to 20GHz frequency range. 
Here the modern overcomes these problems through spectral shaping and adaptive 
equalization.
In satellite channels one encounters multipath problems, and adjacent channel 
interference along with weather affects. Satellite modems often employ burst mode 
transmission techniques, spectral shaping, and constant envelope modulation schemes.
In spread-spectrum communications the channel bandwidth far exceeds the infor­
mation bandwidth leading to very desirable antijamming capabilities. Depending on 
the spread-spectrum system, the modem must generate a pseudorandom noise modula­
tion or it must incorporate a frequency or time hopping capability.
Troposcatter communications provide beyond-line-of-sightchannels in the 400 to 
5000MHz range, but multipath problems still exist. To Combat this, troposcatter 
modems utilize adaptive signal processing techniques.
HF radio channels cover the 3 to 30MHz range and are affected by multipath fad­
ing and atmospheric noise conditions. Conventional HF modems transmit data in 
parallel over narrow-band subchannels, however the current trend is towards serial 
transmission and powerful adaptive equalization.
VHF FM radio channels provide beyond-line-of-sight channels and cover the 30 to 
300MHz frequency range. Multipath fading is the major problem the modem must 
overcome by adaptive techniques. However, this problem is less severe as compared to 
HF channels.
Finally, in under water acoustic communications the ocean serves as the channel. 
Sound waves (not electromagnetic waves) are used since sea water attenuates high fre­
quency energy. The ocean environment is very reverberant and causes both time and 
frequency spreading. Error correction coding, equalization and spectral shaping are all 
employed in the modem to counteract these affects.
Vitdina and V, Mitut-inoy-Le.
IMPACTS OF TECHNOLOGY
Monolithic chips, either a commercially available microprocessor or VLSI design, 
have been typically manufactured using a Silicon-based logic. Recently however, much 
attention has focused on architectures using GaAs-based logic in attempts to increase 
tenfold or more the speed over high-speed Silicon-based logic.
The advantages of GaAs over Silicon include its higher speed, somewhat lower 
power dissipation, and higher resistance to adverse environmental Conditions. These 
advantages account for the growing interest in GaAs for high data-rate communica­
tions. GaAs gates switch faster than Silicon TTL by an order of magnitude, attaining 
speeds simply not available in other technologies. For example, GaAs has a gate delay 
range of 50-150ps, as compared to Silicon's l-3ns. On-chip memory access is 0.5-2ns for 
GaAs, and 10-20ns for Silicon. GaAs ICs made by standard processes can withstand 
between -200 to +200 degrees centigrade temperature ranges* and offer exceptional 
radiation hardness, typically 10-100 million RADS.
Unfortunately GaAs is more expensive, harder to make and produces lower yields 
than Silicon. The higher cost arises from the higher cost of the material itself, and the 
high density of dislocations which account for the low yield. For example, the transis­
tor count per chip for GaAs is in the 20-30K range, where Silicon is in the 300-450k 
range.
; "■ V. M&dUna and V. (Utat-inovia
■ ' ■ . - 8 -
PART n
BASIC ISSUES
ELEMENTS OF THE PROCESSOR AND THE INTERFACE 
ELEMENTS OF THE DIGITAL FILTER IMPLEMENTATION
V. Medina and V. Milutiriovic
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ELEMENTS OF THE PROCESSOR AND THE INTERFACE
Here we give an introduction to the typical hardware used for microprocessor- 
based data modems. The components include: terminal interface, scrambier- 
descrambler, coder/decoder, modulator/demodulator, D/A and A/D converters, inter­
polation filter, automatic gain control, band-pass filter and the equalizer.
a. TRANSMITTER
b. RECEIVER
The terminal interface for a microprocessor-based design can be made out of spe­
cial off-the-shelf chips which convert standard data levels to TTL levels and vice versa. 
In VLSI design one has the option of building and integrating the terminal interface, 
but it needs to be isolated and requires various nonstandard voltages which may prove 
to be problematic.
Random logic can be used to build the scrambler-descrambler, although if the 
microprocessor is fast endugh it can be done in firmware or software. In general, the 
scrambler is less complicated to do in hardware than in firmware or software. In VLSI 
design, integrated random logic is the best choice.
The coder/decoder and modulator/demodulator functions are easier to implement 
in software for the microprocessor design, though special chips exist for these functions. 
Both approaches, software dr hardware are equally efficient and equally used in the 
VLSI design.
D/A and A/D converters of various precision and bit rates may already exist on 
the microprocessor itself, for the microprocessor-based approach. Otherwise, they are 
supplied off-the-shelf. For VLSI, the designer can build and integrate one onto the 
chip, or what is often easier, just add a commercially available D/A or A/D chip.
The interpolation filter is typically just a Chebyshev analog low-pass filter of 
second Order, with a Cutoff at the Nyquist frequency. The analog filtering is often done 
by active filters utilizing integrated circuit operational amplifiers.
-io-
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The automatic gain control and the band-pass filter are typically analog and can
be off-the-shelf components Or integrated onto the VLSI chip itself. The new trend in 
VLSI is to design these functions digitally.
The Component that varies most in complexity is the equalizer. At the low-end, 
either the modem does not have one at all or it is a very simple statistical equalizer. At 
the high-end, it is a very powerful adaptive transversal filter (decision-feedback may be 
used for very high speeds and unconventional media).
The timing: extractor is very important for reliable data communications in condi­
tions where jitter and interference are present and it can be implemented in either 
software or hardware. The line interface is a classical engineering problem which does 
not concern us in this context.
There are three basic microprocessor system elements and they are the CPU, 
memory, and I/O peripherals. We assume the reader is familiar with the first two 
items and we concentrate on the third one.
Nearly all microprocessor I/O packages are programmable for maximum flexibility. 
Most microprocessor applications require parallel data transfer but the microprocessor- 
based data modem transmits data serially. Interface packages which convert from 
serial-to-parallel and vice versa are referred to as USARTs (Universal Synchronous 
Asynchronous Receiver Transmitter) and were among the earliest standard LSI devices. 
Today there are more versatile USARTs like the multifunction USART and the pro­
grammable communications interface chip.
Another microprocessor I/Opackage is the HDLC/SDLC protocol controller used 
in synchronous communications to manipulate synchronizing characters and protocol 
control data. Many I/O devices apply to communications and we have mentioned a few 
to give an idea of the current state and the trends in I/O packages. Interfacing is one 
of the emerging areas in microprocessor design and we Can expect more sophisticated 
and versatile packages to appear in the near future.
- 11 -
ELEMENTS OF THE DIGITAL FILTER IMPLEMENTATION
To serve as an introduction to the software involved in a general microprocessor- 
based data modem, we break up the software into several functional blocks. These are 
the modulation/demodulation software, digital filtering software, and equalization 
software. ■ • '
Depending upon the type of modulation scheme and signal set chosen^ the software 
will vary and here is just one possible approach to the implementation. The software 
first partitions the input data stream into the number of bits per baud or symbol 
period, and the coder encodes these bits into a form dictated by the signal set. This 
can be accomplished by using a look-up table. The microprocessor's software must 
digitally synthesize a sine generator capable of being frequency, phase, or amplitude 
modulated. Some modulation schemes like QAM require both phase and amplitude 
modulation. Look-up tables provide the different sine values.
Signal shaping and filtering are used in modems to confine the signal energy to a 
certain bandwidth so as to minimize intersymbol interference and noise affects. These 
filters are usually, but not always, digital FIR filters (sometimes called transversal 
filters). HR filters are usually not used in communications because of their poor phase 
characteristics. In the transversal filter, time delayed input samples x(n) coded in V 
bits are multiplied by the filter coefficients c(0),c(l),.,.,c(N-l) each of which is coded in 
’b’ bits. Adding all of the resulting products gives a filtered output sample y(n). This 
can be written in the form of the well known discrete convolution formula, namely:
y(n) =• x(n-k)c(k)
This operation requires that N of these V by ’b’ bit multiplications and additions be 
carried out many times per baud (symbol) period. The number of operations depends 
on the number of samples existing in each symbol period. Due to the high data speeds 
involved, this is a vary labor intensive computation which needs to be done in a very 
short time interval. This fact often restricts the possible data rates attainable from a 
given microprocessor and depends upon how fast the software can be run;
Adaptive equalization uses a transversal filter to compensate for varying phase 
delays and amplitude errors introduced by the communication channel. The software 
continuously adapts the filter coefficients or tap weights to minimize the mean square 
error between the expected and the received signal. This is done over several baud 
periods under the assumption the channel characteristics change slowly with respect to 
the baud rate. Finally, the equalized samples are compared to a predetermined thres­
hold in deciding which symbol was sent. This is the most sophisticated aspect of the 
modem software. Differing degrees of software complexity will arise depending upon 
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This section consists of 6 papers. All of them are treating suboptimal implementation 
of the low speed data modems. First paper describes one microprocessor-based design 
of a low-speed data modem. The papers to follow are dealing with the theoretical per­
formance analysis of various suboptimal detection procedures for low-speed data 
modems. The last paper is giving hardware and software details of the implementation 
described in the first paper.
- 14 -
Source: Microprocessing & Microprogramming, March 1979, pp. 100-103.
MOB ^icroprocessor-Based Data Modem
Veljjko Milutinovic
This paper describes the application of the commercially available MOStechnology 
microprocessor (Intel 8080/85) to the transmitter and receiver for CCITT compatible 
medium-speed data modem. A quaternary differential phase shift keying (QDPSK) modu­
lation and binary matched filter-based demodulation were used in the implementation of 
the 2400 b/s sub optimum data modem.
1. INTRODUCTION
A microprocessor-based medium-speed data modem 
is now commercially available [1]. Microproces­
sor-based design of medium- and high-speed data 
modems is an interesting subject for research
[2]. Not only coding, modulation, demodulation 
and decoding have been implemented by micropro­
cessor, but scrambling, error correction coding 
and equalization, too. Speeds up to 19,200 bps 
have been reached.
It is to be underlined, however, that, whithout 
exception, bipolar microprocessors have been 
used. Bipolar technology offers, high enough 
speed to implement all the functions mentioned 
above. On the other hand, the present state of 
MOS microprocessors (technology and architec­
ture) does not allow medium-speed data modem de­
sign. In this paper a technique has been pro­
posed that enables a MOS microprocessor to serve 
as a base for a 4,800 bps data modem [7,8]* Mul­
tiplication has been avoided in both, data trans­
mitter and data receiver. 2
2. QDPSK MODULATION
In this approach a well known modulation scheme 
introduced by Baker [3] has been used, Two ad­
jacent bits, referred to as a dibit, carry a 
phase jump (dPj into the line signal, according 
to the CCITT V.26 bis (alternative A) coding 
scheme in Table 1.
Discrete phase jumps reflect negatively on the 
line signal spectrum shape. In order to achieve 
continuous phase jumps, adjacent dibits are pro­
cessed in two different channels, weighted with 
rised-cosine envelope and superimposed in order
to form the line signal, as indicated in Fig. 1. 
Channel signals are given by: ; .
[b + Sin
011 < T£-2c,
°, tE —2c < t < Te; n = 1,2,3,4;
where 1/Te.» » b and c are envelope rate, car­
rier radian frequency and two constants [4],
Table 1
Dibit 00 01 11 10
dP 0° +90° +180° +270°
respectively. In case when adjacent line symbols 
overlap in 50 % of the time, signal spectrum has 
a "telephone channel compatible" shape G(f+), as 
indicated in Fig. 2 [4].
Assuming the carrier frequency to be 1,800 Hz, 
almost all line signal power is confined between 
800 Hz and 2,800 Hz^ It m^ans that the line sig­
nal is uniquely defined by samples of 5,600 Hz 
rate.
Because of the fact that the ratio between enve­
lope rate and carrier frequency is a natural num­
ber [3], only 4 different signal shapes, with 
initial phases (P0) equal to 0°, +90°, +180° and 
+270°, exist in any of two channels. This fact 
is very important for microprocessor-based de­
sign, because it makes the use of look-up tables 
very straightforward.
Practical implementation requires the sampling 
rate to be somewhat higher than Nyquist rate. In 
case when the sampling rate is 9,600 Hz, each 
channel symbol is represented by 16 samples, 4
- is -
of which equal zero. The two's complements of 
these samples are stored in ROM and pushed into 
the latch vector (8212) at proper instants. Af­
ter D/A converter and interpolator we have a line 
signal from Fig. 1. Spectrum shaping is realized 
by superimposing early samples of the later chan­
nel signal and late samples of the former channel 
signal.
Fig, 1. Line signal forming.
2800 Hz800 Hz
Fig. 2. Line signal spectrum.
In order to make modem and terminal synchronized, 
either modem or terminal can take a role of a 
master. If we pick up the first alternative, the 
corresponding digital signal has to be generated 
by microprocessor (CCITT connection 114).
Actually, data transmitter implementation is not 
too a great problem. So, the basic emphasis in 
this paper is laid upon the data receiver imple­
mentation, which is itself the subject of main 
contribution of this paper.
3. DEMODULATION
Various demodulation schemes for QDPSK signal 
demodulation have been introduced. In this ap­
proach demodulation is based on a vector of 4 
matched filters, each matched to one of 4 phases 
in Table 1. According to He]strom [5], the prob­
ability of correct detection (Qd) of the phase, 
(i^) of the signal s(t; ip) with unknown phase, 
and buried in Gaussian noise with flat power 
density (N0 =1) is given by:
Qd(^) = Q(d» Ro/d2) (1)
where d2 and R0 are SNR and phase decision 
threshold, respectively.
Provided the above conditions are satisfied, the 
impulse responses h(t) of 4 filters matched to 
the signals s(t; i|;); i|/=0, +90°, +180° and +270°
are given by:
fS(TD — t^ = 0°, 90°, 180°, 270°, 
h(t) = | 0<t<TD;
^0, elsewhere;
Tq corresponds to dibit rate.
Of course, MOS microprocessors, as well as bi­
polar, are too slow to realize discrete convo­
lution between input signal and vector of 4 im­
pulse responses mentioned above. However, binary 
matched filtering can be used.
This approach requires the existence of a time 
period where adjacent symbols do not overlap. In 
the line signal of Fig. 1 there is no over­
lapping during the middle Tj)/2 interval of each 
dibit interval (Tq). The signs of M samples 
from this interval uniquely define the current 
phase of the line signal. This is indicated in 







So, the matched filtering turns to simple major­
ity logic. In case when M-*«> we approach an op­
timal detection method and relation (1). Of 
course, it means that detection method is as op­
timal as the speed of the used microprocessor 
allows it.
The values of sampling instants can be optimized 
in order to maximize the SNR. The higher the 
sample value, the greater the probability of 
correct detection of the sample sign. Since the 
sampling instants have to be fixed, it is natu­
ral, therefore, to fix them in the instants 
where the sample values are highest in average. 
Hence, optimum sampling instants are given by 
the abscissa of local maxima of the following 
function:
fx(t) =
[b + sin .Cosju)ct+
0 < t < Tf; — 2c;
0, Te-2c < t < Tfr;
The function f*(t) is plotted in Fig. 3. Only ti 
and t3 represent the optimum sampling instants. 
The t2 is a trivial solution, because signals 
s(t; V> = -s-90°) and s(t; ip = +270°) have zeros in 
t2. So, sign detection has to be done in in­
stants t2 and t3. If more sign samples are 
needed, then sign detection has to be done 
around instants tl5 t2 and t3.
Since; differential coding has been used, a sim­
ple decoding unit must follow. In the micropro­
cessor-based design it means a short additional 
routine.
- 16 -






Fig. 4. Microcomputer System.
4. HARDWARE
The microprocessor system implementing data modem 
based on the approach described above is more 
than simple. It is shown in Fig. 4 in case of 
Intel 8080.
When transmitting, data are received via tri­
state buffer (TB) and transmitted via output port 
(8212), D/A converter and interpolator (I). When 
receiving, data are received via tri-state com­
parator (TC) and transmitted via latch circuit 
(LI). The synchronization between modem and ter­
minal is provided via clock signal generated by 
the program and issued via latch circuit (L2).
Receiver-transmi tter synchronization cannot be 
realized by MOS microprocessor, very hard even by 
bipolar ones. Fortunately, a simple synchroniza­
tion unit (SU), consisting of a few operational 
amplifiers detects the moment when line signal 
envelope has its mazimum [6], and issues an in­
terrupt request to the CPU. So, no greater time 
ambiguity than
AT/Tq = Aw0/2u)0
can exist in the system. Tp refers to the dibit 
period.
5. SOFTWARE
It has been checked that execution speed of Intel 
8080 allows speeds up to 4,800 bps to be reached 
with only about 50 % of the computing real time 
devoted to signal processing. The rest is avail­
able for other purposes.
Ik PROM Intel 8708 is large enough for transmit­
ter, receiver, modem control and handshaking pro­
grams to be stored. For this reason the micro­
computer on a chip-Intel 8748/8048 can be used.
So we get all the modem (except for the synchro­
nization unit) on a single chip!
6. CONCLUSION
New technology makes designers think in a new 
way, in order to adapt their project to the pos­
sibilities offered by new components. In this 
paper, the same problem as the one introduced by 
Baker [3] has been treated from the point of view 
of microprocessor-based design.
By such approach volume and price have been de­





_ P = 90°
O
0.000 = 00000000 0.000 = 00000000
10.461 = 00001010 -25.223 = 11 100111
-42.045 = 1 10101 10 -42.124 = 1 1010110
-84.793 = 10101011 34.983 =00100011
-0.223 = 00000000 119.032 = 011 10111
126.704 = 01111)11 52.831 = 00110101
101.886 = 01100110 -101.314 = 10011011
-52.117 = 11001100 -127.000 = 10000001
-119.031 = 10001001 -0,447 = 00000000
-35.460 = 11011101 84.595 = 01010101
41.886 = 00101010 42.281 = 00101010
25.281 = 00011001 -10.319= 11 1 10110
0.000 = 00000000 0.000 = 00000000
0.000 = 00000000 0.000 = 00000000 .
0.000 = 00000000 0.000 = 00000000
0.000 = 00000000 0.000 =00000000
00000Q. Po = 270°
0.000 = 00000000 0.000 = 00000000
-10.461 = 11110110 25.223 = 00011001
42.045 = 00101010 42.124 = 00101010
84.793 = 01010100 -34.983 = 11011101
0.223 = 00000000 -119.032 = 10001001
-126.704 = 10000001 -52.832 = 11001011
-101.886 = 10011001 101.314=01100101
52.117 - 00110100 127.000 = 01111 111
119.031 = 011101 1 1 0.447 = 00000000
35-460 = 0010001 1 -84.595 = 10101011
-41.886 = 11010110 -42.281 = 1 1010110
-25.281 = 11100111 10.319 = 00001010
0.000 -- 00000000 0.000 = oooooood
0.000 = 00000000 0.000 = 00000000
0.000 = 00000000 0.000 = 00000000
0.000 = 00000000 0.000 = 00000000
too. Flexibility has been increased. And, what is 
very important, we have a complete 4,800 bps 
QDPSK transmitter/receiver on a single chip.
Of course, such approach allows only transmission 
over leased conditioned lines. Even then, the er­
ror probability is expected not to be too low. 
Hence, system performances have been sacrified to 
the system cost, volume and flexibility. In some 
applications it is desirable to do so. Remember 
delta modulation, and its comparison with PCM!
- 17 -
APPENDIX .
Sample values and their two's complements are
given in Table A1 [7].
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Suboptimum Detection Procedure # 
Based on the Weighting of Partial Decisions
Veljko Mihitinovic
Commercially available MOS microprocessors are relatively slow and unsuitable for the 
implementation of medium-speed voice-band data modems. The main problem is alge­
braic multiplication of the optimum detection algorithm. A suboptimal detection pro­
cedure without multiplication is presented and is suitable for MOS microprocessor-based 
implementation.
The receiver under consideration is shown in Fig. I. The band- 
limited signal s(t; B=fmax-fmi„) and white Gaussian noise 
n(t; d2, m = 0) superimpose additively at the input of the 
bandpass filter. In binary transmission, the process at the 
output of the filter is given by
ia = !s,0,M+ bit 0
m. |s(1)(t) + nB(f); bit l;0<f <T
The process v(t) can be represented by its statistically indepen­
dent samples only if N = 2/mojc T > 1, where T denotes the 
signalling element duration.1 ,
The detection algorithm that is the subject of this letter (the 
w.p.d. algorithm) is based on two counters, B0 and B{. Every 
input sample = v(t — tt), i — 1, ..., N is compared with the 
corresponding threshold p, (see Fig. 2a). If \vi — sj-1)| <
11;,- — sj6)| then Bi is incremented for = | sj1J — s|0)|. Other­
wise, Bq is incremented for the same value. After N partial 
decisions, two counters are compared and detection is based 
on the majority logic.
The basic parameters of the w.p.d. are the thresholds vector 
p = {pi} and the sampling instants vector
If p is optimised by Ihe Bayes criterion and P(0) = P(l), then 
s^ + s!0*
P i.opt — i = 1, ..., N (1)
If t is optimised by the criterion that v(t) is to be sampled when 
it is, on average, most resistive to additive noise, then t0 — £0,opf 
when A(t0) = A*,,,*, where
A(to)
t0 e [0, l/2fmax) (2)
r* min 1
min
SU B OPT I MAL
DETECT OR {.»}
I610/1|
Fig. 1 Receiver under consideration, {aJ denotes the detected data train
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(i-1)
Fig. 2 Time-domain representation of the single partial decision (a) and the algorithm of the complete detection procedure (b)
s!0; /.= 0, 1 denotes the two possible signal samples in the instant f, when the noise is absent. Z 1 refers to the one sampling interval delay
It can be shown that the w.p.d. is related to digital matched 
filtering2 on the one hand and binary matched filtering3 on the 
other. The optimum decision rule for multiple-sample detec­
tion is given by1
where , PN is the probability that i partial decisions point at the 
presence of s(0)(r) (true), and N — i partial decisions point at 
the presence of s(1)(f) (false), but the final majority decision is 
true because
i [5!o, - «.]2 i z n1'- ff]2
i= 1 0 i=i ,
N> 1
NO Nl
Z wi0> z tei
iO = l i 1 = 1-
Ati= ti-ti-i =Jr~- ■ '■ (3)
A'Jrnax
In the Appendix it is shown how expr. 3 can be transformed 
into '
Nl + NO = N 
{f.-l} ^ {y.o} = te} 
i PN is given by
'Nl : ' I NO
Z DnWn Z Z
*1 = 1 0 iO = 1
Nl + NO = N = 2fmax T (4)
tei} u teo! = tel
The set of samples of the length N has been subdivided into 
two subsets of length Nl and NO. The first subset {i\i} contains 
the input samples which are nearer to the samples of signal 
s(l)(t) and the second those nearer to the samples of signal 
s(0)(f). From expr, 4 it is evident that the w.p.d. is identical to 
the digital matched filter if every partial counter increment 
equals
ABj* = = |^ - Pii |s!°) - 1=1,.... N
/ = 0, 1
If we set D, = 1, we get the w.p.d. If we set AB\l) = 1, we get the 
detection rule of Reference 3 (for binary transmission).
The error probability for the w.p.d. is given by




where P„ denotes the probability of the partial decision being 
true (X = T) or false (X = F).
The family of curves P, = Pc(l/2al; N) has been plotted for 
antipodal signals
1 = 0.1
(see Fig. 3a). Parameter T is fixed and N is varied by altering 
the carrier frequency according to f0 = (N — 2)/2T. For an 
antipodal set of signals, popi ■ = {0}. Vector t is optimised by 
expr. 2. The plot of A(r0) is given in Fig. 3b for t0 e 
[0, T0(N)/4]; T0 = l//o.
In Fig. 3a another family of curves (dashed) is given for 
when the beginning of the signal element has been determined 
with an error d, Then the input samples {i;,} do not refer to the 
instants for which the set {W*} has been derived. It follows that 
w.p.d. is relatively sensitive to this kind of imperfection.
For serial medium-speed data transmission over telephone 






Fig. 3 Probability of error curves (a) and the function A(f0) (b)
(a) Curve a refers to N = 8, b to N = 12 and c to N — 16. Curve a5 
refers to </ = 0-05To (N = 8). alO to d = <MT0 (N = 8), al5 to 
d = 015To (N = 8) and a20 to d = 0-2To (JV = 8)
(f>) <:=t0,„(N = S)
*2 (W = 12)
*2 = '<>..„(* = 16>
After separating partial decisions into subsets KS'O = and 
KSl = {pj,}> we get
NO N1 1 NO N1
;X m>2 + x (a'S)2 §x (a®)2 + x mi2
NO NO i Nl N1
X (Afsi,)2- I (A®)2 ^ X (AV;.v\)2 - X (A(/'o)2




E [(^kSo) — (^K5l)][{^K§o) + (4k§\ j]
^ E [(A^iV) - (a^)][(a^\).+ mmo 11 = i ; ■; ■_ .. -
Thus we come directly to expr. 4 because
|(A(kso) - (4^)1 = |M0>- »,) - ^ i>,)|
= N0,-41,| = w
and
— 2{Pi,opt — Vi) - -2Pi
Acknowledgment: The author thanks G. Lukatela for helpful 
discussions.
independent samples over T. Of course, the w.p.d. can be used 
even then, but less effectively. For medium-speed data trans­
mission over parallel narrow-band subchannels, and if the 
maximal width of each subchannel is 200 Hz (upper limit due 
to frequency-selective fading), there are more than 10 statisti­
cally independent samples per subchannel over T. Hence, the 
conditions for the use of the w.p.d. are met 
The implementation of the w.p.d. is simple and cost-effective. 
A.D. conversion as well a? algebraic multiplication have been 
avoided.
Appendix: Relation 3 can be given in the form
VELJKO M MILUTINOVlC 14th January 1980
Institut'Mihailo Pupiri*
Volgina 15, 11000 Beograd, Yugoslavia
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Comparison of Three 
Suboptimum Detection Procedures
Vejjko Milutmovic
Three suboptimum detection procedures previously introduced in the literature are here 
compared from the point of view of immunity to additive Gaussian noise. On the basis of 
this comparison, an approximate expression for the probability of error versus 
signal/noise power ratio is derived for the detection procedure based on the weighting of 
partial decisions.
A suboptimum detection procedure based on the weighting of 
partial decisions (w.p.d.) was introduced in a previous letter.2 
An expression was there derived on the basis of which it has 
been possible to spot the connection between this and two 
other suboptimum procedures formerly treated in the litera­
ture, i.e. d.m.f. (digital matched filtering)1 and b.m.f. (binary 
matched filtering),3 both based oh a finite number of received 
signal samples. In this letter, the dependence of the error prob­
ability on the signal/noise power ratio is being analysed for all 
three procedures. Conditions assumed in the previous letter2 
remain unchanged here. The process v(t) at the input of the 
detector2 is band-limited and represents the sum of the binary 
communication signal and additive Gaussian noise with zero 
mean. When an antipodal signal set of unity amplitude is con­
sidered, the signal/noise power ratio is given by SNR = 1/2Si 
where <5| represents the variance of each individual noise 
sample.1,2 The set of samples upon which the detection is 
based is selected equal for all three procedures. It is chosen 
according to the criterion established before.2 For d.m.f., the 
probability of error is calculated by
sf 25% N = 2fmaxT$> 1 (1)
For the detection based on w.p.d. and b.m.f., the probability of 
error is calculated using the same exact relation:2
where P* was defined before.2 The symbol Y is defined now 
and will be used in the same meaning throughout this letter. 
The difference between w.p.d. and b.m.f., in the binary case, is 
introduced by
w _■i|sj°»-sj1)|; w.p.d.
' ~ jl; b.m.f.; i = 1,..., N
Three families of curves Pc — PC(1/2^J; N) are given in Figs, 
la, 2a, and 3a. In order to get a better insight into the relative 
performances of the three detection procedures, a power in­
crease factor rjY is introduced:
nYW2si, N) [dB] = 10 k*:W> >0 (3)
Y e {w.p.d., b.m.f.}
SY denotes the signal power, in case of procedure Y, necessary 
to produce the same Pt as does the signal power S in case of 
d.m.f., N being the same in all three procedures. The curves 
f/y(l/2<5j; N) are plotted in Figs, lb, 26, and 3b. Certain conclu­
sions can be derived on the basis of experimental results, 
which, naturally, are valid only for the values of N and SNR 
lying in the range of the analysis. This is to be understood 
whenever the symbols ViV and \/SNR are met. The main 
conclusion, which could have been expected, is
N K<C ( i N-i \
pi-i-i z n pi n pih c=„
i= 1 fc=l \m=l m= 1 / *’•
N\
(N-i)\ (2) 
y e {w.p.d., b.m.f.}






Fig. 1 (a) Probability of error versus SNR and (b) power increase factor 
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Fig. 2 (a) Probability of error versus SNR and (b) power increase factor 
versus SNR; N = 12
In the first approximation it can be taken that the factor tjY 
does not depend on N, i.e., the relation3 can be treated as 
t]Y = tiY(\/2Sl); Y e {w.p.d., b.m.f.}. It means that, for SNR == 
eta, the curve Pi is always at the same distance from the curve 
Pdmf, regardless of the number of samples on which the detec­
tion is based. This conclusion is based on the fact that all three
curves rjwpd(i/2Sl) mutually overlap, the same being the case 
for all three tjbmf(i/2Sg) curves. For both procedures y, the 
factor tjY decreases when the noise power increases. This points 
out that performances of the three procedures under consider­
ation approach one another when the transmission conditions 
become worse. When Y = b.m.f., this tendency is very marked 
and the derivative at every point of the curve rfbmf is always 
positive. When Y = w.p.d., this tendency is very mild, i.e. the 
curves Pdmf and P?pd are almost parallel. It means that 
ifpd(\!2dl) can be represented as a straight line. The last fact 
makes it possible to derive a simple approximative relation for 
the probability of error for the w.p.d. of the form
?rpd = - erf JJrpd(l/252B)||iS,y2^fl
VAT, VSNR (5)
where £wp<,(1/2<5b) denotes the correction factor of the form 
£wpd(l/2d2B) = A + B{\/2Sll VJV, VSNR. The range of validity 
of eqn. 5 is limited not only by the conditions of this analysis 
but also by the validity range of eqn. 1. If the coefficients A and 
B are derived according to the criterion of minimal mean dev­
iation of the curve £wpd(l/25l)Trom the curve rjwpd(\/2dl)y we 
get A = 1-541 and B = 0033. For these values, the difference 
between P"pd calculated by eqns. 2 and 5 is less than ±5%, VJV 
and VSNK.
The important factor in the comparative analysis of these 
three procedures is their suitability for practical imple­
mentation of medium-speed data modems. In the case of
n.m.d.s. microprocessor-based design, for algebraic multi­
plication, processing speed problems may arise with d.m.f. even 
if an external hardware multiplier is used. With w.p.d. and 
b.m.f. this is not the case for the speeds up to 9600 bit/s. There
-41 -9 r7 -5-3 -1 1 3
Fig. 3 (a) Probability of error versus SNR and (b) power increase factor 
versus SNR ; N == 16
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-is no essentia! difference in the implementation of w.p.d. and 
b.m.f. The differences in program duration can be neglected, if 
any. The only difference is that w.p.d. needs a d.a. convertor, 
which is not the case with b.m.f. The essential difference be­
tween b.m.f. and w.p.d. is that the former treats the information 
from all the samples with the same weight, this not being the 
case with the latter. The final conclusion can also be drawn in 
the following form: w.p.d. has better performance than b.m.f. 
and is not more complicated for implementation. Namely, 
w.p.d. is not much worse than w.d.f. but is considerably easier 
to implement.
Acknowledgment: The author thanks G. Lukatela for helpful 
discussions.
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Performance Comparison of Two 
Siiboptimnm Detection Procedures 
in Real Environment
Veljko Milutmovic
Two suboptimum detection procedures, one based on the binary matched filtering and the 
other based on the weighting of partial decisionsy were introduced earlier into the litera­
ture as very suitable for the cost-effective microprocessor-based implementation of the 
medium-speed voice-band data modems. Previous analysis of these two detection pro- 
cedures was limited to the case when only Gaussian noise is present in the communica­
tions system. Here} both procedures are treated comparatively under the conditions typi­
cal of the realistic applications. These conditions refer to the cases when Gaussian noise 
is combined with intersymbol interference or timing jitter. In order to provide a refer­
ence against which the new detection procedures can be evaluated} the results known from 
the literature for the optimal detector are here utilized and comparatively presented.
1 Introduction
The suboptimum detection procedure based on the weight­
ing of partial decisions (WPD) was introduced in Refer­
ence l and generalised in Reference 2 as an improvement 
of the binary matched filtering (BMF) from References 3 
and 4.
Detection in both procedures is based on the sta^ I 
tistically independent samples of the received data signal, 
and, in both cases, final decision is based on the contents 
of decision counters, one associated with each M-ary sig^ 
nailing element existing in the system (M = 2 corresponds 
to the binary transmission). All the counters are 
incremented after the analysis of each new sample of the 
receiving signal to be detected. In the case of the binary 
matched filtering, incremental value is 0 or 1. It is 1 if the 
sign of the input sample corresponds to the expected value 
of the sign, and it is 0 if opposite is true. In case of the 
detection based on the weighting of partial decisions, the 
incremental value is 0 or Wn m > 0, where m = 1, M 
and h = 1,.N (N is the total number of signal samples 
taken into the consideration). The incremental value is dif­
ferent from zero if the received sample sign is equal to the 
expected sign. In this case, the incremental value depends 
on the predefined likelihood factor of that particular sam­
pling instant. As mentioned before, detailed explanation of 
both procedures is given in References 1-4.
Comparative analysis of these two procedures in the 
noisy environment (Gaussian noise of the zero mean) was 
given in Reference 5. In that paper, in order to provide a 
reference against which the new detection procedures 
could be evaluated, the analysis was extended to the 
optimal detector, and the results Of that analysis can be 
summarised as follows: in case of the high signal/noise 
ratio (SNR) the advantage of the optimal detector (later 
referred to as initial advantage) is approximately 2.1 dB 
over WPD, and approximately 3.8 dB over BMF. In case 
of the low SNR, the advantage of the optimal detector is 
approximately 1.9 dB over WPD, and approximately 2.9 
dB over BMF. Here, the terms high and low SNR refer to 
those values of SNR when the probability of error (Pt) for 
the optimal detector is Pt = 10"3 and Pt = 10 "2, respec­
tively.
Throughout the former analysis, a receiving system as 
shown in Fig. 1 was considered, With the following two
Paper 2894F (E7. E8), received 21st July 1983
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Fig. 1 Receiving system under consideration
“Xu, - receiving signal with most of the spectral components 
within, the frequency band of the: width Bs. Different signalling elements of the 
A/-ary set are denoted with m; m « 1,.... M 
n(r; g = 0>—while Gaussian noise of the zero mean
-•$„<*: Bs » fMX - fmJ + n(r, 
v^r)—detection signal 
{nj—the sequence of data bits 
K—position of the particular bit in the sequence
basic assumptions: first, that the receiving bandpass filter 
introduces no intersymbol interference (ISI), and secondly, 
that the detector has perfect knowledge of the beginning of 
each signalling interval; i.e. that no timing jitter (TJ) is 
present in the system. Now these assumptions will be 
eliminated, one at a time.
With reference to the aforementioned, the main purpose 
of this work was to determine comparatively the equiva­
lent degradation of signal/noise ratio (ASNR) for both sub­
optimum detection procedures when intersymbol 
interference, namely timing jitter, is present in the system 
The term equivalent degradation of the $ignki/noise ratio 
is defined here in the following way: the signal/noise ratio 
equal to SNR (when no ISI or TJ are present) and the 
signal/noise ratio equal to SNR + ASNR (when ISI or TJ 
of certain type and amount are present) are causing the 
same probability of error. Later, ASNR will be referred to 
as the additional degradation due to ISI dr TJ of the spe­
cific type and amount.
The main reason for such an approach is as follows: 
although both suboptimal procedures are very simple, the 
complexity of WPD is somewhat higher. In spite of that* in 
the noise-only environment, it is more attractive than 
BMF because of its considerably better performance. It is 
questionable, however, if the same will remain true in a 
more realistic environment, Le. when noise is combined 
with the other impairments.
Unless otherwise stated, the same conditions apply 
here as in previous papers [1, 2, 5]. The detection based ort 
N = 8 statistically independent samples of the receiving 
signal, the least suitable case when the suboptimality con­
dition still holds, is treated here. The whole analysis is con­
ducted for binary transmission (M = 2).
iee Proceedings, Pol hi, pt. F, no. 4, jvly im
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2 Intersymbol interference The signalling interval was treated as:
The receiving filter (RF) from Fig. 1 was assumed to be a A?rf ^ 1 ^ &tRF 4- T (4)
linear filter with 3 dB bandwidth equal to the equivalent 
noise bandwidth [6]. Several realisations of the RF were 
taken into consideration: Butterworth approximation (B) 
of the various order (n), as well as Chebyshev approx­
imation (C) of the various order (n) and the various ripple 
factor (r). In all these realisations, 3 dB bandwidth was 
fitted to the signal bandwidth, as indicated in Fig. 2.
a
Fig. 2 , Frequency domain characteristics
(a) of the signal
(b) of the receiving Siller
S(iu) -frequency characteristics of the signal S(r, fls •» /M1U - » l,.... M
frequency characteristics of the receiving filter (RF)
central frequency of the both, signal and the receiving filter 
minimal (maximal) frequency of the both, signal and the receiving filter 
/» - maximal receiving filter attenuation within the passband 
r(dB>—- ripple factor of the Chebyshev filler, expressed in decibels 
RCTNG—ideal band-pass filter
Throughout the whole analysis, 1SI was assumed to 
come from only one adjacent signalling element. Hence, 
during the signalling interval under consideration, 1SI as a 
function of time jj^r)] is given by:
iffiO ~ ~ F) + Sg(t 4- T) 0 r ^ F (1)
where T refers to the interval under consideration which is 
equal here to the signalling element duration, and Sa(f) 
refers to the signal at the output of the RF when no noise 
and only the signal Sm(t); m = 1, ..., M is present at the 
input of the RF. It is assumed that:
SJt)-= 0 m = I, ..M for [i < 0 and t>T (2)
In the numerical calculations [3] necessary for deriving 
Sa(f), the RF was assumed to be wide enough, so that 
impulse response of a bandpass receiving filter can be 
treated as a convolution of impulse responses of the appro­
priate lowpass [hLl>(i; fmax)] and highpass [hHF(t; fmi„)] 
filters. This is true because for f0 and fmax> as defined in 
Fig. 2, it holds that fmax/f0 = 1.33 when N = 8. So, we 
have:
S^) = SJr, B, = fmax - U)
© hiAnfmJ ® /»J o
m = 1......M (3)
where the symbol ® refers to the convolution and other 
symbols were defined previously. Concrete expressions for 
various types of impulse responses hLF{t\ fRmx) and hHI> 
(t \fmin) were taken from the literature [7].
where AtRe refers to the delay in signal propagation 
through the receiving filter, defined as the time interval 
from impulse exitation to the first extreme in the impulse 
response. So,
$a(t) 0 ^ f ^ AtRF (5)
is treated here as the pre-interference and
$b(0 t ^ (6)
as the post-interference.
Different filters attenuate the signal by dilierent 
amounts. So, it was necessary to keep the SNR at the 
output of the filter, i.e. at the input of the detector, 
unchanged, regardless of the receiving filter type. With that 
in mind, all signal samples were normalised (with LN as the 
normalisation factor defined,by eqn. la) so that the sum of 
the mean-square values of the N = 8 samples on which the 
detection was based remains constant for all receiving filter 
realisations taken into consideration.
An important approximation used throughout the 
whole analysis is that the N signal samples used in the 
numerical calculations contain all nonzero components of 
the received data signal. This approximation is justified by 
the fact that in all the cases taken into consideration here, 
more than 95% of the signal power was contained in the 
N = 8 signal samples. In other words, the approximation 
used did not influence the quality of the simulation results. 
This fact was proved later by the measurements done on 
the experimental prototype.
With all this in mind, when the samples of ISI and 
Gaussian noise of zero mean and variance 6\ are superim­
posed on N signal samples, we get the following expres­
sion:
l,M) ~ Ln * SB(t) 4- Ln * i^t) 4- WflO)
Afjtj.- < tRF 4- F (la)
where
N
. lN * X SB(tn) = constant (lb)
n ~ 1
Here, vB(t) is the signal used in the detection and nM(t) is 
the band-limited Gaussian noise. Other symbols were 
defined elsewhere.
Error probability was calculated here as:
^ = 2 £ (8)
* 1 = 1.
where ak = {0; 1}, K = { — 1, 4-1}.
Symbol Pt(a_\, a + l) refers to the probability of error 
when the pre-interference is caused by the signalling 
element corresponding to bit n_ls and the post-interference 
is caused by the signalling dement corresponding to bit 
u+ i. So, Ps refers to the average probability of error for all 
possible combinations of pre-interference and post­
interference. A priori probabilities in the system were 
assumed to be P(0) ~ P([) = 1/2.
A formerly established expression (expr. 2 in Reference 
5) was used when calculating the value of Pt. However, the 
basic detection parameters were chosen as if no ISI was 
present in the system.
The results of the analysis are given in Figs. 3 and 4, for 
BMF and WPD, respectively. Certain conclusions may be 
drawn out on the basis of these results.
Inequality PjMF > P)VPD holds for each value of SNR
!EE PROCEEDINGS, Vol.131, Pt. F, No. 4, JULY 1984
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and each RF used in the analysis. Also, when the amount 




Fig. 3 Equivalent degradation of the signal/ noise ratio, due to the inter- 
symbol interference (BMFy 
B4-Butierworlh tiller; n » 4 
B8—Butterworth tiller; n = 8 
C8(0.5)—Chebyshev filter; n = 8, r « 0.5 dB 
C8(2)--Chebyshev filler; n » 8. r » 2 dB 
n—order of the approximation 
r—ripple factor 
SNR—signal/noise ratio
ASNR—equivalent degradation of the signal/noise ratio
C8(a5)
Fig. 4 Equivalent degradation of the signal/noise ratio, due to the inter- 
symbol interference (WPD)
Note: all symbols defined in Fig. 3
Certain regularities in the influence of the type and 
order of approximation on the performance of both pro­
cedures may also be recognised. Regardless of the type of 
approximation, the higher the order of approximation, the 
higher the error probability, i.e.:
yjX(n = 0) ^ p*(« = 4) < pj(/i = 8)
VSNR
VX; Xe[BMF, WPD] (9) 
Vr
where symbol V refers to all the values taken into the anal­
ysis, while n refers to the order of approximation, and r 
refers to the ripple factor.
Further, Butterworth approximation causes lower error 
probability in comparison with Chebyshev approximation. 
For Chebyshev approximation, the higher the ripple 
factor, the higher the error probability, namely:
joX(Bn) < pX(Cn/r«°.5dB) <> |>Jf(Cn/r=2dB)
VSNR
VX; Xe[BMF, WPD] (10) 
Vn
It is interesting to note that for the very low ISI the addi­
tional degradation of performances when ISI increases is 
lower with WPD than with BMF. However, the opposite 
holds for higher ISI. The reason for this is the fact that
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very low ISI behaves as the noise and WPD is less sensi­
tive to the noise than BMF.
In conclusion, when comparing WPD and BMF with 
all the aforementioned in mind, the following holds: 
although the difference between WPD and BMP decreases 
when ISI increases, for those realisations of RFs which are 
the most widely used iff practice, WPD is still more attrac­
tive than BMF.
The next question is if the additional degradation of two 
new procedures (due to ISI) is low enough (compared with 
the additional degradation of the optimal detector in the 
same conditions) for them to be still applicable in reality.
The joint influence of Gaussian noise and ISI on the 
optimal detector is treated in a number of papers [8-11]. 
Generally, the higher the SNR and the higher the ISI, 
then the higher is the performance difl'erence between the 
optimal detector and the suboptima! procedures. So, the 
worst case comparison would be for high SNR (as pre­
viously defined) and the highest-order/highest-ripple- 
rcceiving filter used in practice, e.g. C8 (0.5), i.e. Chebyshev 
filter with n = 8 and r = 0.5 dB. In that case, the addi­
tional degradation of the optimal detector is about 0.8 dB 
[11]. Under the same conditions, the additional degrada­
tion is about 1.6 dB for WPD (from Fig. 4), and about
1.4 dB for BMF (from Fig. 3).
If, under the same conditions, the additional degrada­
tions of all three detectors are combined with the initial 
advantage of the optimal detector, then the real difference 
between the optimal detector and WPD is about 2,9' dB, 
and that between the optimal detector and BMF is about
4.4 dB*. For a number of applications this can be toler­
ated. ..
3 Timing jitter
In this Section the RF is assumed to introduce no ISI. 
However, the detector is assumed not to have precise 
knowledge of the beginning bf the signalling interval, i.e. 
timing jitter exists in the system. The magnitude of the 
timing jitter is treated in relation to the carrier period. 
Jitter magnitude was varied in the range from 1% to 10% 
in relation to the carrier period. The error probability was 
calculated on the bases of eqn. 8 and expr. 2 in Reference 
7, with the detection parameters formed as though no jitter 
was involved.
The influence of jitter varies for different SNR. The 
additional degradation of the SNR for WPD and BMF 
due to jitter of the different amount is given, in Fig. 5 for 
the low SNR, and in Fig. 6 for the high SNR.
Certain conclusions may be drawn out on the basis of 
the results presented. Both procedures may be said to be 
relatively sensitive to timing jitter, this sensitivity being 
more prominent with WPD. With both procedures the 
sensitivity to the jitter is less prominent for higher noise. 
The higher the noise is, the less prominent is the relative 
difference between BMF and WPD in the sensitivity to the 
jitter.
So, in conclusion, if the jitter in the system is very high, 
there is no justification for the use of WPD instead of 
BMF.
Again, it is interesting to compare (under the same 
conditions) these two procedures with the optimal detec­
tor. The influence of Gaussian noise and timing jitter on 
the optimal detector was treated in a number of the papers
* From Reference 10 and Figs. 3 and 4. it appears that for the high SNR, and all 
Butterworth filters of the order n K 8, the final advantage of the optimal detector is 
about 2.6 dB for WPD and about 3.9 dB for BMF
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[11, 12] and using the results from these papers the follow­
ing can be concluded:
4 51 2
Fig. 5 Equivalent degradation of the signal/noise ratio (low SNR), due
to the timing jitter, for both WPD and BMF
j--value of the timing jitter expressed in percents of the carrier period
ASNR—equivalent degradation of the signal/noise ratio
SNR-signal/noise ratio
3r
9 106 70 1
Fig. 6 Equivalent degradation of the signal/noise ratio (high SNR), due 
to the timing jit ter, for both WPD and BMF 
Note: all symbols defined in Fig. S
For the jitter of 10% and high SNR, the additional deg­
radation of the optimal detector is about 1.2 dB [11, 12]. 
With the same conditions, it comes out that additional 
degradation is 3.2 dB for WPD, and 2.0 dB for BMF (Fig. 
6). So, the final advantage of the optimal detector is 4.1 dB 
over WPD, and 4.6 dB over BMF. This is the least suitable 
case, i.e. the maximal possible difference for all the values 
of the jitter and SNR treated here.
These results indicate that both suboptimal procedures 
are suitable only for the systems with the low jitter. 4
4 Experimental verification
The microprocessor system used in Reference 13 has been 
prearranged and used as the target machine for the experi­
mental verification of the results derived by the numerical 
analysis. Actually, this system has been initially designed 
as the optimal detector. However, the way the software in 
this system was organised made it easy to change it into 
WPD or BMF detector.
The experimental verification was concluded under the 
same conditions as used in Sections 1-3. Both initial and 
additional degradation (due to IS! or TJ of different type 
and amount) was measured for all three procedures. The 
results derived in this way have shown a very good match
with the results of the numerical analysis. The differences 
between thej experimental results and the numerical ones 
were less tfyin 0.5 dB in about 90% of all the measure­
ments.
5 Conclusions
Sn this paper, two new suboptimal detection procedures 
were compared in conditions typical of the realistic 
environment, i.e. when Gaussian noise is combined with 
intersymbol interference or with timing jitter. In both cases 
the applicability of both procedures was examined by com­
paring them with the optimal detector.
In conclusion, both suboptimal detection procedures 
are relatively sensitive to both types of irregularities, less to 
the intersymbol interference than to the jitter.
This sensitivity is more prominent with WPD. In the 
systems with the low jitter, for all types of the intersymbol 
interference considered here, WPD was more attractive for 
the practical application than BMF. The opposite holds 
for the systems with the high jitter. Comparison with the 
optimal detector (based on data available from the 
literature) has shown that both suboptimal procedures are 
applicable in the realistic systems of relatively good trans­
mission quality and high demands on the low cost of data 
modems.
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Generalized W.P.D. Procedure for 
the Microprocessor-Based Signal Detection
3 ,
Ve(jko Mihitinovid
The suboptimum detection procedure based on the weighting of partial decisions (w.p. d.) 
was introduced as an improvement of one-bit-quantization digital matched filtering, also 
known as binary matched filtering (b.m.f). The w.p.d. is characterized by the minimal 
additional hardware and software requirements but considerably better performance in 
comparison with b.m.f Primary application of the w.p.d. is the implementation of cost- 
effective medium-speed voice-band data modem receivers, but it can also be used in a 
number of other parametric and nonparametric detection problems. Formerly, the w.p.d. 
was analyzed only for binary transmission with an antipodal set of signaling waveforms. 
In this paper, the concept of the w.p.d. is analyzed theoretically for M-ary transmission 
with an arbitrary set of equal-energy signaling waveforms. Here, it is treated as the gen­
eralized procedure with the w.p.d. and b.m.f as its special cases. The results of the per­
formance analysis are provided, as well.
1 locroduct ion
The concept of using one-bit-quantiwtion digital matched 
tillering for the implementation of medium-speed voice­
band data modems was introduced in two application- 
oriented papers [1. 2]. According to this concept, the 
band-limited mixture of receiving signal and noise, during 
a single signalling interval, is transformed into a sign 
pattern (e g., —). The detection is performed on the
basis of previously established correspondence between all 
pjs»:bie sign patterns and all possible signalling symbols. 
Sensitivity to the phase distortions in the telephone 
channel is minimised (and tolerable for the wide range of 
conditions met in the real environment [6]), if the sam­
pling is tightly coupled to the fluctuating boundaries of 
signalling dements. The main advantage of this procedure 
is time-efficient and cost-effective implementation. The 
procedure is suitable for implementation on the simplest 
MGS microprocessors (e g., Intel 8085 [10]) or standard 
cell VLSI (eg., IBM Philo [II]). It involves no analogue- 
lo-digitai conversion (ADC), no multiplication and no 
time-consuming processing. In addition, initial synchro­
nisation and continuous maintenance of synchronisation 
can be realised simultaneously with detection [I]. This 
allows the whole data modem receiver for low and 
medium speeds to be fully implemented on a single and 
simple MOS microprocessor system, or on (lie single MO'S 
VLSI chip. The less processing power needed for demodu­
lation and detection, the easier it will be to incorporate 
other relevant functions (e g., equalisation, scrambling, etc.) 
bn the same microprocessor system pr VLSI chip.
However, it has been noticed that the performance of 
this procedure can be improved, without any negative 
implications on the simplicity of practical implementation, 
if certain u priori knowledge of the signalling technique 
and noise is incorporated [3]. First; in data modem design, 
aftci the signalling technique has been specified, all pos­
sible signalling waveforms at the output of the transmitter 
are known to the receiver. The number of these waveforms 
can be made low if certain easy establ.isluiblc conditions 
are met. So. in voice-band data modems with time-varying 
signalling waveforms, signs in the sign pattern (derived by 
the receiver) belong to signal samples of d die rent umpli-
liMlf |ti. EH fmxiveU 4ih Jaiiuofy IVN4 diiil in icvimJ I.xiii
IW«T
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tudes and, consequently,', of different immunity to additive 
noise and phase distortions. This means that the additive 
noise can be suppressed more efficiently if, instead of only 
hard* knowledge of the sign pattern, ‘soft* knowledge of 
the sign pattern is involved in the defection By >ofi‘ 
knowledge we mean the knowledge of both the elements uf 
the sign pattern and the nominal values of sample* corre 
sponding ip the sampling instants from which the elements 
of the sign paiicrn were derived. Hence, if a set of correctly 
chosen weighting coefficients is introduced lor the weigh­
ting ul sign inletntulion, belter performance can be 
expedied. Secondly, a priori knowledge of the character­
istics ol all possible signalling waveforms and noise cun be 
used to establish a set of statistically independent sampling 
instants for the detection of a bund limned im»;v.*re of 
signal and noise which minimises the detection error prob­
ability. Thirdly, a priori knowledge of the characteristics of 
all possible signalling waveforms and noise can be used to 
establish a set of optimal detection thresholds which mini­
mise the detection error probability. The incorporation of 
these three types of detection parameters into UMF. 
together with the introduction of multilevel transmission; 
leads to the generalised WPD which is the subject of this 
paper. ^
Performance comparison of BMF, WPD and DMF 
(Opiimuni digital matched tillering) for binary transmission 
wuh an aiiupodal set of signalling waveforms and addmve 
zero mean Gaussian noise was given in [4], and in [6] for 
the ca>cs when the intersymbol interference and tuiuiig 
jitter arc combined with the Gaussian noise. This analysis 
[4, 6] has shown that, for the binary case, the performance 
advantage of the WPD over BMF is considerable. This is 
especially so for high signal/noisc ratio (SNR) which is one 
of the typical characteristics of the voice-grade telephone 
channels.
This fact was ijic motivation for the generalisation and 
theoretical study of-the WPD procedure. Results arc pre­
sented in this paper. The main objective was to establish 
the optimum values of weighting coefficients, sampling 
instants and detection thresholds which theoretically 
ensure the best possible performance of the WPD lor 
jV/-ary transniissipp with signalling symbols characterised 
by arbitrary equal-energy waveforms. In Section 2, the 
basic assumptions of the analysis are given. In Section 3 
the generalised M-ary WPD algorithm is presented. In 
Section 4, optimisation relations for the basic detection 
parameters arc derived. In Section 5, the expression for 
error probability against SNR, applicable to a large clu.vi 
of noise distributions, is given and used for performance
Tla* ilUaicb »48 »«i|ip4>ri«U Sjf ihc PuiJim University Eii^iim(ui(
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companions between Mary WPD and M-ary BMF. The 
routes for Mary DMF used from the literature [7] are 
incorporated as the absolute performance reference. In 
Seuiou 6, the implementation demands of the WPD are 
studied m comparison with Mary BMF and Mary DMF. 
In Section 7, final conclusions are given.
2 . Basic assumptions
The basic assumptions exposed in this Section are valid 
until otherwise noted. M-ary data transmission in a trans­
posed frequency band is considered with M * 2(; ! « |, 2, 
"* independent Mary symbols. The signalling technique 
and modulation type can be arbitrary, because the pro- 
cedure under consideration is matched to the signal and 
not to the signalling technique or modulation type.
As regards the signalling waveforms, only relatively 
mild constraints are assumed, which tells in favour of a 
relatively wide application field of the detection procedure 
treated here. The signalling waveforms within a single sig­
nalling interval are of the shape for which it is character­
istic that most of the signal energy is concentrated in the 
limited frequency band of the width Bt >
and, in a general casej^ + 0. Signalling waveforms 
arc ol equal energy with or without the DC component, 
with or without discontinuities. No overlapping of neigh­
bouring signalling waveforms k assumed, at least not 
during the detection interval.9
A transmission channel with negligible interference and 
with only additive zero-mean stationary noise is assumed. 
Noise distribution is treated as known. No frequency shift 
in the channel U assumed.9
The Bayesian type of parametiic detection is considered 
here (for example sec Reference 12). The distribution of the 
receiving process (signal noise) at the input of the detec­
tor is known to the detector. A priori probabilities of sig­
nalling symbols are equal. Cost function is not taken into 
consideration, since a data transmission problem is treated 
here. As will be seen later, Bayesian analysis is applied 
independently to ail statistically independent samples of 
the receiving signals. Weighting factors based on statistical 
distances (to be defined in Section 3 arc used to combine 
the results corresponding to different samples.
kh).l i...
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The receiver under consideration is shown in Fig. I. 
Under the previously established conditions, the receiving 
process at the input of the receiver during a single signal­
ling interval is given by
*Jr» ~LJ + n(i; h = 0)
0 < i ^ T; m = !,..., M 
elsewhere
Symbol sj - ) refers to the waveform associated to the sq­
ualling symbol Sm; m - I___ M. Symbol n(-) refers to
noise. Symbol T refers to the duration of a single signal­
ling interval. ®
The receiving filter is an ideal band-pass filter with fre- 
quency band Bkf This filter is assumed to
pass the signal with the negligible distortions.*® ft only 
bandlimits the noise. The signal at the output of the 
receiving filter is thus given by:
“~f»*** ~ fmm) + flj|(f; ff|, “ 0)
0 ^ i < T \ m =* t.......M
elsewhere ■ . ' W
Symbol wj-) refers to the band-limited noise of known 
distribution oj^y; aq) and power of <rj. Symbol y 
refers to the noise level. The causality assumption is satisi- 
ned, i.e., ijkt{t) = 0 for r < 0, where refers to the
receiving filter impulse response.
The detector itself is actually a digital processor, 
however, quantisation effects are neglected in this analysis. 
The detector is assumed to have perfect knowledge of both 
the beginning of the signalling interval (information 
derived by the timing extractor) and the level of the 
receiving signal (ensured by the automatic gain control). 
The detection procedure is performed over the interval t € 
[0, T] on the basis of N » 2fmtlM T statistically independent 
samples of the receiving signal. The parameter N is 
assumed luige enough i.e., N p I.99 The sampling instants 
are defined by
(3)
where f0 refers to the initial sampling instant. The sam­
pling instants are treated as the elements of the sampling 
vector i in the same manner, the weighting coefficients 
and the detection thresholds (to be introduced in Section 
3) are treated as the elements of a three-dimensional 
weighting matrix W and a two-dimensional threshold 
matrix p. The output data sequence is denoted as {u*}; 
k « 0, 2, ... where k refers to the ordinary number of the 
datum in the sequence.
3 Mary WPD algorithm
The possible waveforms of all iW-ary signalling elements
around the sampling instant !,; i » 1.......N are shown in
Fig. 2. A set of M — I detection thresholds is associated 
with each sampling instant » l....... N. These thresh­
olds, shown in Fig. 2, are denoted as p'j1; b ® l,.... A/ — |. 
They divide the signal level scale Y into M regions RJJ1; 
f l, ... N; m ■ 1, ..., Af. The region in which the 
receiving ^signal i^r) is found in the sampling instant tit 
i ■ I, .... N is denoted as In Fig. 2 this region is 
shaded and defined by
Plib-i <*<>8,1 or
The determination of the appropriate region Rj/1 corre­
sponding to the new incoming sample is called a partial 
decision. After each partial decision, the statistical distance 
for all M signalling waveforms from the region is
•^Thi* ibe analyte ami aumilituon without any iou cJS g<nar* *• This a^umpuon u. quuc'rntlikiic in kiw smJ enstlsum &ps«d d*u corewnunwj
ituiu. The« *p«ciJ» coter ih« majority oi curreru Moinwrcial i^uwccwim 
(mauling HF radio iraimru»wuA over narrow-haml parallel r-tffISiirieli fpjjt
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determined. By statistical distance here is meant the prob­
ability that the noisy sample of signalling waveform j„(/);
f ifi. 2 Possible mutfotw sf M signalling elements arttuml ihr sampling 
M110M J(, i e /, ■ •, N
one sampling instant) and AY - rows (each eorre^pon^ 
ing to one of the region limits).
With each o'rc,, * - 2)» possible pairs oi sig­
nalling symbols is associated an algebraic counter li^y ml; 
m\, m2 I, .... A/; ml 7= m2: ml < m2 t Alter the partial 
decision, the contents of each counter are enlarged by an 
algebraic quantity i = 1, .... N, ml, m2-
I, ...» A/; ml ^ m2; ml < m2 which is referred to as a 
weighting coefficient. The value of 1^ -2 is positive if the 
statistical distance corresponding to the symbol Sml, 
ml = 1,. , M is smaller than the statistical distance corre­
sponding to the symbol Smi; m2 » 1, .... M If opposite, 
the value of ml is negative The updating of detection 
counters may be described as:
■u+
ml, m2 ■* l.......M; ml f m2; ml < m2;
•.....
Symbol [B_ _] refers to counter Conietus The coefficients 
matrix is a three-dimensional matrix of the sue 
N x M x M.
Uoj
i » l,Af; ml, m2 « l,.... AY;ml jfe m2; ml < m2 
l.. .,N;ml, m2* 1.......M; ml & m2 .
m m 1....... AY in t *1, is within the region R®. Such sta­
tistical distance dl* is given by:
-*«’) m - i..... m (4)
In the example of Fig. 2, the statistical distance of the sig­
nalling waveform s*/2 _ 4(t) in / - ti from the region R%> is 
equal to the doubly shaded area under the curv* 
m/i - M For each region R}£ there exists one and only 
one set of statistical distances. All these distances arc 
known a priori. Hence, the main role of the thresholds is 
the realisation of partial decisions and a selection of a 
prion known statistical distances typical of that decision.
The threshold matrix p ** (p^°; i » N; b ® I, .... 
M — 1} is a matrix with N columns (each corresponding to
1 Uuf u will U >08(1 item like number ikuiciiun counter* con b« <JfCf*«*etl. Now. 
iw Miphniy lit upiMMUM. lbs maabtr of counter* u t\_.
■ ^
After each partial decision, the WPD detector (processor) 
waits for the next sampling instant and the whole process 
is repeated. After the last partial decision and last updating 
of counters, final detection is done by comparison of con­
tents in all counters.
The block scheme of the generalised A/-ary WPD algo­
rithm and the processing structure of the detector are pre­
sented in Figs. 3 and 4, respectively. As indicated in Fig. 4, 
partial decisions are performed by digitui-to-analogue con­
vertors (DAC) and comparators (CMP) only: The process 
of partial decision consists of only two basic operations :
10 Formation of M - l detection thresholds corre­
sponding to the next sampling instant: pl°; b ■» l, ... 
M - I; i « 1, .... N; (Block 1 in Fig. 3k This is accom­
plished by loading the output registers R*, b * l, .... 
M - l of the inner processor in Fig. 4.
(ii) Acquisition of the information on signs of the vari­
ables: i^q) - pj»>; b « 1,.... M - l;i - I,.... YV;(Block 2 
in Fig. 3). This is accomplished by reading the contents of 
the input register R in Fig. 4.
routine/l
m s M
Fig. 3 Block scheme cf the generalised M-ury WPD algorithm
IMuck I-- t'uniwuHMi uf .V - I JcMwuua ilutthukl* corrtapoiuluiii to ike mm miii- 
piuig ui *14(11
Block 2—A^ujuooa etf Um mfornuiion on tign* of <te* variable* vjtj - p" .
Block 4- Updating of detection counted 
Block S—t-'ornuiion of the partial decoion* 
Block 6—t-'mal detection 
Block 1—hixmaiion of the output bit-»cqucnc« 
Block ft—Waning for the next sampling intuni
block block
H
After each partial decision only two basic‘opciations are 
performed:
•jcneroltsed W PO processor
inner processor
rati
arising now is which arc the optimum values of the ele­
ments of r, jt, and W that ensure (he best possible per­
formance of the WPD. Another question is whether the 
WFD is the best possible procedure without multiplication 
and analogue-to-digital conversion. Answers to these ques­
tions will be given in the following Seaton.
Fig. 4 Proctmng uructuM qf tte ptnttoiltMd M-ary WPO tlutectut
CPU • C&atfU proccteieg uati
CMP * Coaperautf
DAC • Di^ol-io iutabe&M coavmut
t DM • Mawy fc* progiMi. weigfciag ccntftciMO tod sUnwas* ©f itMibraihokt 
racier
SAM ** Mmwtty Um dusctwe cotioiKi
b • I. • . M - I - Rcgtetstf mi ut«a ia tMiMUiM of M - I ikiccM* (brash* 
ohll I^rraspoiutuig to Ihs «Kfti S401|itum •aAUBl
it • (M - l>bst remoter (Mod «e » Rotator u> thi routtnas (or updating of the doMc*
4 Optimisation relations for basic dataction 
parafnatars
4.1 Sampling vector optimisation 
The basic criterion for the optimisation of sampling vector 
elements is the minimisation of detection error probability. 
!n the case of a signal corrupted by linear distortions and 
additive noise, the less the signal at the input of the detec­
tor differs from an ideal signal, the lower the detection 
error probability, in fact, what is important is that this 
difference be minimum justin sampling instants. Since the 
sampling instants are related through expr. 3, the initial 
sampling instant (0 will be treated below instead of she 
sampling vector f. Optimisation will be performed by mini­
mising the mean quadratic error between an ideal signal at 
the input of the detector of Fig. 1, when the initial sam­
pling instant i0 is varied. The mean quadratic error has 
been chosen since, under the conditions assumed in the 
analysis, signal power is the main factor in the suppression 
of noise.
For an actual signalling waveform sM; ms l,.... M, the 
value of the following expression should be minimised :
SO - Semi
(m; /,;-ary decision corresponding to the determination 
of the region R^ (Block 3 in Fig. 3) which corresponds to a 
conditional jump to one of M routines for updating ihe 
counters. This is accomplished by using the input register 
R at a pointer to the appropriate routine 0.; wi- 
I.. .iW
(iv) Updating the counters (Block 4 in Fig. 3), which 
corresponds to the execution of appropriate routine O*; 
m * t, .... M Each routine updates Cpf counters. No 
online calculation of W-^ ml is necessary. Tfeese coeffi­
cients are known a priori and built into the updating rou­
tines (ROM memory in Fig. 4). The most complex 
arithmetic operation here is algebraic addition!
The implementation of final detection is also simple. If we 
assume that ^
m2 » I, . .. M, the symbol with maximum u posteriori 
probability denoted as S4 is the symbol for which we have:
[fl,.-il > G /#i2 — 1,.... :Vf m2 ^ d » Const (5)
Filial detection is performed by the following two basic 
operations;
(i) Search for S4 according to expr. 5 (Block 6 in Fig. 3)
(ii) Association of the bit sequence <ik; k « 0, 1, 2, .... 
with the symbol transmitted during the signalling inter- 
v*U;k«0.1,2, ...(Block 7 in Fig. 3)
It is evident from what has been exposed that the WPD is 
computationally very simple: Neither multiplication nor 
analogue-tb-dlgital conversion is involved. The question
4(0
- to j. |o 4(0 <(i
- Um ^ f [j.(0 - di
T-® 1 JO ,
- to i £ [U0 -1 • »»(«- • 4* j *
m - l.......M (6)





where (W___^ refers to the fact that the averaging is per­
formed over all M possible signalling waveforms. This 
expression represents a definition relation for the choice of 
the optimum value of the initial Sampling instant f0. 




Noise parameters are not included in expr. 7. However, the 
form of expr. 7 is highly influenced by the characteristics of 
noise initially assumed. If the influence of the receiving 
filler is neglected, we have
where <$(?) refers to Dirac delta function, and the opti­
misation relation reduces to a special case form
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The Iasi special case expression points to a well known 
fact, that the signal is to be sampled when it is, on the 
average, the most powerful and, whence, the most resistive 
to the zero-mean additive noise.
■ • ■ ' • r ' '
4 2 Threshold, matnx optimisation 
The basic criterion for the optimisation of threshold 
matrix elements is also the minimisation of detection error 
probability. In order to minimise the overall error prob­
ability it is necessary to minimise the error probability for 
each of N partial decisions, separately. So every partial 
decision is to be optimum in Bayes sense. If the influence 
of only the two nearest signalling waveforms correspond­
ing to a given sampling instant is considered, the optimum 
value of each of N • (A/ — l) thresholds is determined 
from a Bayes-type equation applied to each partial deci­
sion
Jif
-ii j;;;;;" _, w
The optimisation of thresholds is performed only after the 
optimisation of sampling instants. A point to be stressed 
here is that the thresholds differ in significance, namely in 
order e; t * 0,1,.... (log2 Af) - l. Zero-order thresholds 
(* » 0) serve for the elimination of M/2 signalling symbols. 
There is only one zero-order threshold. The thresholds of 
e(h order serve for the elimination of additional Mf2**1 
signalling symbols. There arc 2* such thresholds. This 
point is stressed because it is possible to eliminate lower- 
order thresholds in order to simplify the implementation of 
the WPD detection procedure. Of course, this cun be done 
only at a cost of some performance deterioration.
4.3 Weighting matrix optimisation 
The basic criterion for the optimisation of the weighting 
matrix elements is to enable the performance of the WPD 
tgiven processing resources available in the WPD 
algorithm) to have the lowest possible degradation in com­
parison with the performance of DMF which is, theoreti­
cally, the best detection procedure when N is a finite 
number and N P 1. With that purpose in mind, vye start 
from the definition relation of DMF and transform it into 
the equivalent form in which we have multiplicatively 
separated the term with a priori known signal parameters 
from the term with parameters to be measuredtby the pro­
cessing resources not available in the WPD algorithm. By 
discarding the second term we discard the need for 
analogue-to-digital conversion and multiplication, 
however, without any loss of information the processing of 
which can be completely reulised by resources available in 
WPD algorithm. In this way we pass to a suboptimum 
realisation of DMF, which we refer to as WPD. To utilise 
this idea, we start from the fact that DMF actually search­
es for the signalling symbol Sm, m « l, .... M with 
minimum distance Dwfrom the receiving signal, where
.......„ «
Using the approach from Appendix 10.2, it can be shown 
that the optimal values of the weighting matrix dements 
are given by
: |S|a-SJ«1
IJ m l, .... Af i-l, ...,N tfij (10)
Obtained values of weighting coefficients indicate that the 
larger the value ui the margin ]>jif - *y*J against noise, the 
higher the likelihood ol partial decisions. Such partial deci­
sions should therefore be weighted by a weighting factor of 
higher value. Of course, the optimisation of the dements of 
matrix W is performed only alter (he optimisation of ihc 
elements of vector t. The same applies to BMF, except that 
W\*j * !,/.;= I... , A/; / fi j. and statistical distances are 
derived on the basis of zero-order thresholds only.
4.4 A comment on WPD convergency 
As a conclusion to the previous section, one may say (hat 
DMF can be characterised by the same algorithm as the 
WPD except for the difference that the incrementations of 
DMF counters, after each partial decision, are given by:
..ACJfjlDMF)- CilV Wt, ^ [’ '' ™ H (H)
In contrast, the incrementations typical of WPD are given 
by
aci:'/wpd>- wy, (ay
On the other hand, BMF can be characterised by the fol­
io wat ion incrementing rule:
AC?>BMF)=1 •(»!).
and all detection thresholds arc discarded* except for the 
zero-order one. If the pcak-to-peak signal range is normal­
ised to unit value, and noise with characteristic* Gj^ < l 
(both quite realistic), then we have




Both DMF and BMF are convergent procedures (i.e., P, 
decreases when SNR increases). So, it follows from expr 14 
that WPD is also a convergent procedure. However, this 
convergence applies only to the case when (he elements of 
r> p and W are chosen so as to be optimum for a given 
signalling structure.
5 Error probability
Under the conditions of this analysis, the probability of 
error for generalised WPD is given by [7j:
IPISJSJ
M mmi
where P[SJSm] refers to the probability that symbol S* 
was transmitted and correctly detected in the receiver. The 
receiving signal, in every sampling instant, is in one of A/ 
stales (as indicated by shaded areas in Fig. 5), each state 
described by:
I * 1,..,, N,b» -I, ... M
uli* < Pkl + l pltJi = - oc; p $ ** + x
p]l} as in (8); h « , (A/ - I)
Symbols and correspond to the thresholds which
a Thu condition u eiuily obtainable it then u a limner in the ty*tem that haute the 
value of mxM templet to the maximal value ot uf*al tempiei
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define the current state of the receiving signal The vector 
of N states corresponding to u/t) during the observation
Fig. 0 M-ary signalling ui (/i* M «■ 4 and N » J) and units of iht 
rtttmmg signal vjt) gnttn by iht shadtd artas
interval r £ [0, T] is given by
, :.f W.-11* < fCW*. - - U ...iM);.;.
.......m» J
(|5) '
There arc C - Nu possible outcomes of this vector, alt of 
them together forming the state vector space C*. Further, 
for each of the symbols Sm\ rn » t,.. . M it is necessary to 
form the matrix of partial decision probabilities denoted as 
pm m (p4^}, each element of this matrix denoting the 
probability that symbol Sm Mas transmitted in f,; i «• l,.... 
S. but was found in the state belonging to symbol Sd't 
d m 1,..,tM. Actually
fCti ^ M
Pg)m .■»' My; 'frjv & * *«) dy f“;l. v» N 116)
J* . \ vm.- Const.'
in order to determine P, it is necessary to process all C* 
possible outcomes of the state vector space in the following
way
(i) Calculate the probability of each state vector as
i-l
In ihe special cave of BMF, everything is the same except
Is) Expr. 13 instead of expr. 12 is to be considered when 
subspace Cf is formed
(ii) Alt thresholds are discarded, except the zero-order 
one. That one is equal to zero.
Eqn. 19 can be used to calculate the probability of error 
(PJ against the signal/noisc ratio SNR«A1/2a1a for 
various values of M. Variable A refers to the signal ampli­
tude and U chosen to be A « l. However, for comparison 
purposes, the most important parameter is the per­
formance advantage (ASNR) of the Mary WPD over the 
Af-ary BMF. The performance advantage is defined here 
as
ASNR - SNR(Pf“|; - P0)- $NR(P4WW> » P0) (20)
where P0 is the constant value chosen here to be P0 = 
ID-4 as the worst case for which the data transmission is 
still effective. In other words, if the signal/noise ratio is 
equal to SNR, the WPO will provide (he same error prob­
ability as the BMF if signal/noise ratio is equal to 
SNR + ASNR. Performance advantage is the function of 
the signal/noisc ratio. In Fig. 6 the performance advantage
4 9
...,M for each? e C- (17)
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^ ^ — - i. 6
^ ~ 3ft
(ii) Determine, for each d, whether on the basis of partial 
decisions typical of that i, the final decision will be true or 
false In this way the space C* is divided into two sub- 
spaces Cf and C} where C* « C? u C?. The state vectors 
belonging to subspace Cf (or Cf) are denoted ik tr (or £f). 
A certain vector £ belongs to subspace Cf if in eqn. 27 
j * m is true for every » l,...... M; t f in.
(in) The probability that final detection is correct when 
S*. m *1. M is■ transmitted is given by
- [ p, (>8)
■ i«C
where symbol denotes that the summation is to be
performed only over the" subset Cf. in conclusion, the 
error probability for the generalised M-ary WPD is given 
by
I t * —
-5 * -
SNft.dS
Fig. 0 PtrJonnamt odvuniogt of iht M-ary WPD ovtr the M-ary 
BMF (solid lint) and of iht M-ary DMf over iht M-ary BMF [broktn lint)
of WPD over BMF as the function of the signal/noise 
ratio is given for M ■* 2, 4 and 8. The probabilities of error 
for the M-ary WPD and BMF were calculated using eqn. 
19. In the same figure, the performance advantage of DMF 
over BMF is given to provide the reference for evaluation 
purposes. The probability of error for the M-ary DMF was 
calculated using the well-known expression [eg., 7] for 
phase coherent detection:
P4DMF - 2 (21)
where dH[T/M)is ^ Gaussian probability distribution of 
the phase lor M-ary transmission. Eqn. 21 can be 
expressed in the dosed form only for M = 2 and Mm 4. 
Clearly, any practical detection system can perform no 
better than predicted by eqn. 21, which is thus the best 
reference for comparison purposes. Curves in Fig. 6 were 
produced for the case of signalling based on the phase 
shifted sinusoidal signals and zero-mean Gaussian noise.
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The value* of t: p and W were generated as indicated in 
Section 4. Consequently, the zero-order threshold for 
VVPD and the only threshold for HMF were of zcio value.
Several conclusions can be drawn from Fig. 6. For 
example, as M increases, the advantage of DMF and 
WPD over BMF increases. This increase, however, 
becomes slower as M increases. This applies for both rela­
tively high and relatively low SNR, except that the advan­
tage of DMF over BMF, as well as the advantage of WPD 
over BMF, is higher for the relatively high SNR.. However, 
it is interesting to note that as M increases, the advantage 
ol DMF over WPD remains relatively unchanged, and 
even decreases slowly.
fi Implementation demands
Implementation demands of the M-ary WPD will be dis 
cussed in comparison with those of the /W-ary BMF and 
M-ary DMF. Only off-the-shelf microprocessor-based 
design and standard cell VLSI design will be considered.
Software modules typical of WPD may be recognised as 
algorithmic blocks in Fig. 3. The same applies to BMF and 
DMF except for the difference that Block I is missing and 
Block 4 is given in different form. Block 4 consumes most 
of the processing time and memory space. Consequently, 
the following comparative analysts will be oriented to that 
block-..
By definition, after each partial decision WPD detection 
counters are updated by A*(A/ - I) arithmetic additions or 
M{Mlj/2 algebraic additions,* while BMF (DMF) 
detection countcis arc updated by M/2 incrementations 
(multiplications). However, WPD can easily be rearranged 
into M/2 additions after each partial decision. This can oe 
accomplished by precalcMlaimg the weighting factors cot- 
rcsP9dBmg to the relative detection counters (one counter 
per pair of signalling elements) imp the weighting factors 
corresponding to the absolute detection Counters (one 
counter per signalling element). In the case of off-the-shelf 
microprocessors, both incrementation and addition are the 
built-in functions and have about the same execution time. 
(Moreover, for the Intel 8085 microprocessor, register 
incrementation lasts 5 basic cycles and registcr-to-register 
algebraic addition only 4). In the case of the standard cell 
VLSI design, for both procedures only a few types of very 
simple cells have to he used. The WPD will require an 
adder which will not be the case with the B^IF; however, 
this difference is of minor importance. Also, note chat for 
M <8, various implementation techniques (e g , look-up 
tables, etc.) can be efficiently used in order to further sim­
plify the implementation.^*
All discussions so far has been general in nature. In the ’ 
case of a 48U0 b/s CCITT compatible data modem [e g., 
8], implementation will need just a single microprocessor, 
less than IK of ROM memory afid only some RAM 
memory. When considering the amount of hardware 
outside the microprocessor system, BMF needs one com­
parator. The WPD needs automatic gain control (AGC), 
M — 1 comparators and M — 2 digital-to-analogue con­
verters. So the WPD needs more hardware outside the 
microprocessor system in the narrow sense However, that 
hardware is relatively cheap. If all thresholds of the WPD 
procedure but the zero-order one are discarded, then 
WPD also needs only one comparator.
* wtucli liwtr dctociioa cuuaicit
” ^ **d oiim MvabiiiWf ctMaawiiu. the author it vary thaiiUul to the
unknown ffveeww.
Experience with practical inipleniejntuiion [8] ha* 
shown that the whole medium-speed voiceband 8-bit pre­
cision data modem can be implemented on a single Intel 
8085-based PC board of the small European size [101 or 
on a single VLSI chip [l l].
7 Conclusions
The suboptimal detection procedure based on the weigh- 
ting of partial decisions is generalised here and analysed in 
the case of the A/-ary data transmission. The expression 
for error probability in the presence of Gaussian noise is 
u^ed to evaluate the performance of two different forms of 
the procedure. In conclusion, it should be pointed out that 
although suboptimum detection procedures are generally 
characterised by lower detection performances than 
optimum ones, if the signal is corrupted by noise with 
characteristics other than those utilised in detector opti­
misation then the difference in detection performances 
between optimum and subophmum procedures decreases, 
sometimes even disappears, or else appears to be in favour 
of suboptimurn procedures [12]. On the other hand, sub­
optimum procedures arc considerably more suitable for 
practical implementation. This factor is particularly promi­
nent in digital implementation.
Having in mind that a telephone channel is far Irbm 
being Gaussian, as well as that standard low^osT micro­
processors or a very simple standard-cell VLSI chip can be 
used in implementation, one may say that, as far as the 
telephone channel is concerned, suboptimum procedures 
oiler not only cost-effective but also performance-efficient 
implementation, especially for the lower levels of modula- 
tion. The multiplier and ana|ogue-to-digital converter are 
the most expensive components in data modem implemen­
tation. The main advantage of BMF is relatively good per­
formance even if multiplication and analoguc-to-digital 
conversion are not used. In the case qf WPD. detection 
performance is improved without introducing either multi­
plication or analogue-to-digitai conversion: The price of 
this is negligible if the level of transmission is tow enough
(A/ < 8). ;:o:
It is important to note that the generalised M ary WPD 
can also be regarded as an adaptive and sequential detec­
tion procedure. In addition, the application range of .the 
WPD may be widened. Procedures similar to BMF (eg., 
[5]) were used in radar technique. The WPD may also be 
used with the spread spectrum systems [9].
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However, the WPD is a suboptimum procedure, so N is a 
/finite- number, but large enough for the purposes of this 
analysis. Hence,
(22)
After averaging over the set of all signalling elements 
(m « 1,.... M) and using the interchangeability of average 
ing and integration, we get
10 Appendix 
10 f Appendix A
For an actual signalling waveform s*; m ■» 1, .... M. the 
value of expr. 6 should be minimised. After proceeding to 
the sum of integrals by decomposing the quadratic term 
and separating the variables t and v, we obtain
«i(i) ■'** * +P - ZX nr “ !» • ,M 
where:
where the term M___ _ refers to the fact that the averaging
is performed over all M possible signalling waveforms.
.10. 2 Appendix B
The M ary decision of finding the minimal value of Dm 
given by eqn 9 can be transformed into a set of Cpp binary 
decisions, where the minimum distance from the receiving 
signal is determined for each pair of signalling symbols. In 
this way wc form the matrix of binary detections given by
' / -x i»/lin8_
f m lim 11 JJ | vM OkM
; //■ /'■/./._ w(f - v) • dr dv dr
'/A":m lim ^| sjt) -jj rtt) ' iHr-t) f/rjdf
Term a refers to the mean signal power and is not inrtu- 
eftced by interference and noise parameters. Term 0, when 
calculated over discrete samples under the conditions 
assumed here, is affected only by r - v and not by the 
choice of ia. So the minimisation of tiU) leads to the maxi­
misation of that can be expressed as v
i « lim | jJU“ tuM; sJD U!~ *>
'• + lim J^|“ • U<) ‘ '»*-*> ’ :*] dl
■' m *■ 1, M
{» i M ) i I m I M" (24)
Each binary detection is performed after the processing pf 
N partiaUlccisions. The set of partial decisions can be split 
into two subsets, one with all partial decisions in favour of 
the symbol j\ j *» 1, ..., Atf and the other with all partial 
decisions in favour of the symbol /; l * l, •••, My l 
These two subsets are denoted as (*#*} and {v'^), with NA 
and A/t elements. respectively. The union of these two 
subsets produces the set ol all partial decisions [<} with 
N elements, where Nj + NL « N - 2/^ T. From now on, 
each of the elements of matrix lexpr. 24) is regarded 
separately. After splitting the set (p^) into two subsets, wc 
have
t vm? + "£ <A,&y * £






After regrouping and factorisation, wc have:
Under the conditions of this analysis, the second term in 
the above equation equals zero. If all prerequisites for the 
interchangeability- • of - lime- and ensemble-averaging are 
satisfied lie, ergodicily condition holds), the assumption 
T — 6b can be treated as /Sf- co arid the following holds:
s u * lim J; j f ttaf(T) *--8ji), ‘ i«l*i “ ’ ^r I
■"'v*-*. <-i LJ-® J
a ® Const, ni » l, . ,>/
The last expression can be written as 
.. ,/Ti * V j i«-i.
■ iij ?■ 1,,.M; i| ® 1, •, • i Aft* V 31 l» • • • • ^25)
/• _ ■■ "
where, given the relationships between partial decisions 
and input samples as well as appropriate sign of the detec* 
tion counter updating, the following holds:
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*I.J m l, .... M
<*W': lfl‘V-V;M « - I,.... W (26)
1 +j
Symbol pj", refers co Bayes ihreshold (hat would exist in 
the instant V if we had binary transmission and if only 
symbols T and-'/ were transmitted.
Exprs. 24 and 25 arc equivalent. Term W\'^ refers to a 
prnri knowledge about the signal. Term G\"j could be 
measured only if ADC were present. Discarding Gj'*,, we 
pass to a suboptimum form of DMF defined by
I HI.
Wti S |.wt5 V- *4)' m
'' (i w l, ... Nj
Expr. 27 means that when a partial decision is In favour of 
signal T (‘/). the detection counter corresponding to signal 
T (/) is to be incremented by TF};1* (i.e., Wk$. After the 
processing of all partial decisions, final detection is per^ 
formed on the basis of the contents of two counters This 
procedure js actually the WPD so expr. 27 refers to the 
WPD and the coefficients IVJ^ given b> expr. 25 represent 
the optimum elements of the space matrix W.
Source: Proceedings of the YUTEL 78/79, Ljubljana, Yugoslavia,, October 1978/79.
Hardware and Software of the Suboptimum 
Data Modem — 2400 b/s
Veljko Milutinovid
Basic issues of the hardware and software design of the suboptimum data modem are 
presented in full detail. Description of the associated hardware is given together with the 
program in the assembly language of the Intel 80/85 microprocessor. This type of 
modem consists of two major parts: transmitter and receiver.
Implementation of the transmitter is the same as in the case of an optimal data modem. 
Computational complexity of the transmitter is already very low, so no additional 
simplifications are needed to make it suited for the implementation on a simple NMOS 
microprocessor, or on a simple VLSI chip. On the following pages we give: (1) analytical 
expression for the transmitting signal, (2) time-domain waveform of the transmitting sig­
nal, (8) numerical values of the transmitting signal samples, and (4) assembly language 
program for the Intel 8080/85 microprocessor.
Implementation of the receiver is employing different demodulation and detection 
schemes, compared to the optimal modem. This is needed in order to reduce the imple- 
mentational complexity which is otherwise relatively high. Without an appropriate com­
plexity reduction, it would not be possible to implement the receiver on the basis of a sim­
ple NMOS microprocessor, or a simple standard-cell VLSI chip. On the following pages 
we give: (1) Correspondence between the line signal phases and data dibits, (2) 
Correspondence between the line signal phases and detection signals, and (3) assembly 
language program for the Intel 8080/85 microprocessor.
In both cases, for the transmitter and the receiver the associated hardware is extremely 
simple. It consists of the CPU, ROM and RAM memory, plus appropriate interface cir­
cuitry. These include I/O ports and D/A converter for the transmitter, and signal com­
parator for the receiver.
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S(-t).- <
o 1 f 2|
I b + sin [ (~) (t - c) ] I. cos [ «ct + (n-1) -£]; 0 < t < Te - 2c
0; Te-2c < t < Te
3, 4.
4+H--H 14H Iff-H H IPH I Hill 111 » f('Hz)
I \ X
P0 = 0*
S(tl) - So . ss 0.000 = OOOOOOOO
S, SS 10.461 = 00001010
Sa =5 .42.045 ■ = 11010110
S3 'ss -84.793 = 10101011
s4 ' ' = -0.223 == oooooooo
s, ss 126.704 ■=s' 01111111
V 101.886 01100110
s, .SS' -52.117 ' 'ss 11001100
S* s -119.031 . ss 10001001
v .ss -35.460 =S- 11011101
S.0 . = 41.886 ; = 00101010
s„ ss 25:281 • = •00011001
$,2 ■ 3S-. 0.000 •=r oooooooo
Sis cs­ 0.000 = oooooooo
S,4 ss' 0.000 ss oooooooo
S (tj— Te/16) = s,8 = 0.000 *■; oooooooo
Po = 90°
S(tf) =
So — 0.000 ■=. oooooooo
s', .is -25.223 sc 11100111
s2 -ss -42.124 s; 11010110
S3 SS 34.983 ss 00100011
S4 ss 114.032 ss 01110111
S8 ss 52.831 .ss- 00110101
So -101.314 ss 10011011
s, = -127.000 ss 10000001
s. ' SS' -0.447 ■ s: ' oooooooo
s. = ’ 84.595 == 01010101
Sjo zs- ' 42.281 s 00101010
Sn SS -10.319 ss 11110110
Su ss 0.000 ;=s 'oooooooo
■ '• .. . s„- = . 0.000 ' = oooooooo
S)4 a 0.000 oooooooo
S(tJ-Te/16) = Su ss . 0.000 ■= oooooooo
Po - t180®
s(»D = s; = o.ooo = oooooooo
S,' * -10.461 = 11110110 
5* = 42.045 = 00101010 
S, = 84.793 = 01010100 
S« = 0.223 = 00000000
U = -126.704 = 10000001 
S. = -101.886 = 10011001 
S, = 52.117 = 00110100 
5.= 119.031 =01110111 
S^ = 35.460 = 00100011 
^o= -41.886 = 11010110 
S,,= -25.000 = 11100111
s« = 0.000 = oooooooo
S« = 0.000 = 00000000
St4 = 0.000 = oooooooo
- S (tj—Ts/16) =,$,„= 0.000 = 00000000
Po = *270°
i[tvMy. = s„ = o.ooo = oooooooo
S, = 25.223 = 00011001 
5* = 42.124 = 00101010
S* = -34.983 = 11011101 
S. = -119.032 = 10001001 
S, = -52.832 = 11001011 
' S, = 101.314 = 01100101
V = 127.000 = 01111111
i = 0.447 = OOOOOOOO
V = -84.595 = 10101011
S»= -42.281 = 11010110 
$,,= 10.319 = 00001010 
S12= 0.000 = OOOOOOOO
S,i= 0.000 = OOOOOOOO 
SM = 0.000 = 00000000
S(tJ-T«/16) = S„= 0.000 = OOOOOOOO
A LXI HL,00F3H 3 10
LXf DE,00FBH 3 To —
B A0000: IN OSD 2 10
MOV B.A 1 5 ~
C MVI A,00000001B 2 7
OUT 06 D 2 10
CMA 1 4
OUT 06D 2 10
D INX HL 1 5
INX DE 1 5
LDAX DE T 7
ADD M 1 7
CALL T110 N1 110
OUT 02D 2 10
E INX HL 1 5
INX DE 1 5
LDAX DE 1 7
ADD M 1 7
CALL T166 N2 166
OUT 02D 2 10
F INX HL 1 ----- 5------- -I
INX DE 1 5
LDAX DE 1 7
ADD M 1 7
CALL T166 N2 166
OUT 02D 2 10
G. INX HL 1 —T“^
INX DE 1 5
LDAX DE 1 7
ADD M 1 7
CALL T166 N2 166
OUT 02D 2 104 JMP A0001 3 10 " f---- . _A0001:_ IN 05D 2 10MOV C.A 1 ■ T '■l MVI A,00000001B 2 7
— ___ _ OUT _ 06D_ _ _ _ _ _ _ _ 2 10
CMA 1
OUT 06 D 2 101 MOV d,h 1
MOV E,L 1 5 r
























ADROT: LHI BCT6376D 3 10
DAD BC 1 10
— — _ _ _ JMP ____ A 0002. 3 10











DAD BC 1 10







DAD BC 1 10 *
JMP A0002 3 10 *
M A0002: INX HL 1 5
INX DE 1 5
LDAX DE 1 7
ADD M 1 7
CALL T36 N3 36
OUT 02D 2 10
N INX HL 1 5
INX DE 1 5
LDAX DE 1 7
ADD M 1 7
CALL T166 N2 166
OUT 02D. 2 10
0 INX HL 1 5 — ».4
. INX DE 1 5
LDAX DE 1 7
ADD . M 1 7
CALL T166 N2 166
OUT 02D 2 10
R INX HL 1 5 - tu
INX DE 1 5
LDAX DE 1 7
ADD M 1 7
CALL T166 N2 166
OUT 02D 2 10 ■ 11«
a_ JMP A0000 3 10 , t.
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Pe s, s, s. $4
0° + + + +
+90° + + — '
+180° - -
+270* — '+
A PROGRAM B T V. T
HARDVERSKO GENER1SANJE I IZVRSAVANJE NAREDBE RST 7 n
Tin
A CALL T29 N4 29
IN 01D 2 10
B ORA B 1 5
------- jR
RRC 1 4
MOV BA 1 5
C CALL T76 N5 76
IN 01D 2 10 ■ 1 "D ORA B 1 5 : 14
RRC 1 4
MOV B,A 1 5
E LDA OOEAH 3 13
CMP B 1 4 * + - •
JZ AT 3 10 * + - •
LDA OOEBH 3 13 + * •
• CMP 3 I 4 + - •
JZ A2 3 10
~ LDA OOECH 3 13
CMP B 1 4 * »
JZ A3 3 10-
LDA OOEDH 3 13 •
CMP B’ 1 4 •
__ ■_ _— XL __ A 4 * 3 10 • '
AT: CALL T162 N6 162. *
LXI DE,0000H 3 10 *
JMP A5 3 10 ★
~ A2~: CALL T135 N7 135 ■ +
LXI DE,4000H 3 10 +
JMP A5 3 10_ _ f ___
“"A3: CALL ' T108 N8 ~ 108“
LXI DE,8000H 3 10 . .
JMP A5 3 10
""A4: CALL T91 N9 81 •LXI DE,C000H 3 10
JMP A5 3 10
F A5: DAD DE 1 10
MOV A,M 1 7
OUT 04D 2 10
G CALL T773 N10 773
INX HL 1 5
MOV A,M 1 7
DCX HL 1 5
OUT 04D 2 10 ■ m
H CALL T240 Nil 240 —* u
IN 01D 2. 10
1 RRC 1 4
MOV B,A 1 5
J CALL T81 N12 81
IN 01D 2 10 . R
K ORA B 1 5 *1
RRC 1 4
MOV B,A 1 5






MEDIUM-SPEED OPTIMAL DATA MODEMS
This section consists of 4 papers. Three papers are discussing one implementation of 
the 4800 b/s data modem. The first paper describes overall aspects of that implemen­
tation. The second one is dealing with the implementational details. The third one is 
giving the software of that implementation. The last paper is theoretically analyzing 
some microprocessor oriented algorithms for adaptive equalization, which are applicable 
to modems under consideration.
Source: Proceedings of the IEEE International Conference on Acoustics, Speech and Sig­
nal Processing, S&ii Diego, CA, March 1Q84.
One Approach to Microprocessor Implementation 
of Data Modems for Telephone Channels
Veljko Mihitinovic
The microprocessor-based implementation of data modems has been attracting a great 
deal of scientific interest in the past decade. It is a kind of an interdisciplinary field 
where both information theory and microprocessor engineering strongly interact. A 
number of different microprocessor-based modems are available on the market. For most 
of the modems with speeds above 2^00 bf s it is common that implementation is based on 
the bit-slice processor. In case of speeds above t\00 bfs, it is considered that slow and 
cheap MOS microprocessors (e.g., Intel 8085) can be used only at the cost of 
simplifications in the algorithms for signal demodulation and detection, i.e., at the cost of 
decreased performance. This paper, however, describes the MOS microprocessor-based 
implementation of the J^SOO b/s modem which was achieved without deterioration of 
modem performance.
introduction
One of the most widely used data transmission 
speeds is 4800 b/s. The implementation of 4800 b/s data 
modem has been described in numerous papers (1, 2, 3, 4, 
5, 6). Some other papers have presented nonmicropro­
cessor implementation of the same modem based on algo­
rithms which may also be treated by microprocessors (7, 
8, 9, 10, 11). It may be concluded by analyzing the 
stated papers that very different algorithms have been 
used for signal processing at both transmitting and 
receiving ends (12, 13). The implementation itself has 
mainly been based on the application of bit-slice 
microprocessors, and very seldom on the application of 
MOS microprocessors. In MOS microprocessor-based 
implementations the authors have mostly applied 
simplified and nonoptimal demodulation and detection 
procedures. The basic reason for selecting simplified pro­
cessing is the limited speed of MOS microprocessors.
This paper presents one implementation of a 4800 
b/s data modem compatible with international CCITT 
recommendation V.27 (14). The implementation
described is based on the application of a standard MOS 
microprocessor, but not at the cost of simplifications in 
the algorithm for signal demodulation and detection. In 
the implementation treated in this paper, certain secon­
dary modem functions are implemented in random logic, 
mainly those which are easier to implement in hardware 
than in software. It is more justified, speaking in 
economic termsL to implement those functions in
hardware than to insist on an entirely software-based 
solution which implies the incorporation of a more sophis­
ticated and more expensive microprocessor,
TRANSMITTER
A functional block diagram of the transmitter of the 
modem under consideration is given in Fig. 1. Each 




Fig. 1 Functional block diagram of the modem under consideration
low, the hardware structure first, then the implementa­
tion algorithm as well as the corresponding software.
Data from the terminal enter the modem via termi­
nal interface. Scrambler is the next unit in the chain. In 
principle, data scrambling may be performed by hardware 
or by software. However, scrambling is one among the 
operations which are incomparably easier and cheaper to
implement in random logic than by microprocessor. In 
this actual case, it is necessary to implement a scrambler 
whose generating polynomial is Ps(X) — 1+x + x
with additional guard against repeating patterns of 1, 2, 
3, 4, 6, 9, and 12 bits. Such a scrambler is easily imple­
mented in random logic. Coding and modulation may be 
implemented very efficiently on the microprocessor basis. 
The microprocessor system itself is based on a standard 
eight-bit NMOS microprocessor Intel 8085. The complete 
system consists of not more than six components (see Fig. 
2). The microprocessor system incorporates no RAM 
memory. Namely, six secondary registers of microproces­
sor Intel 8085 are shown to be sufficient for the needs of 
temporary data storage. In addition, no address select 
logic is needed in the microprocessor system, because of 
the small number of peripherals. What is convenient is 
the fact that Intel 8085 employs separated address spaces 
for memories and peripherals. Wiring around the input 
port allows only eight different combinations to occur a
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Fig. 2 Configuration of the microprocessor system in the transmitter
is easy to implement, partly in analog technology and 
partly in random logic (15). The microprocessor system 
in Fig. 1 is producing the tribits in serial-form. Data 
sequence, after descrambling, is introduced into the 
receiving terminal. The essential part of the receiver is 
the microprocessor system which performs analog-to- 
digital conversion (A.D.C), demodulation, detection, 
decoding and parallel-to-series (P/S) conversion of tribits. 
The algorithm will be described first, then hardware 
structure, and software structure at the end.
The algorithm applied here refers to the implementa­
tion of an incoherent receiver. According to that algo­
rithm, the line signal vector in the current signalling 
interval is projected onto two other signal vectors. These 
correspond to the line signal from preceding signalling 
interval phase shifted by -22.5 ° and +67.5 ° . The first 
signal is treated as “preceding signal in quasi-phase,” 
while the. second one is treated as “preceding signai in 
quasi-quadrature.” Vector representation of the detection 
process is given in Fig. 6. After the formation of quanti­
ties and Q, signQ is the first bit to be sent from the 
modem receiver, followed by sign4>, and bit “0” finally, as 
the third bit, if |$|>[Q| is false, or bit “1” if 
|$| > ] Q| is true. Phase and quadrature projections of 
sijgnal are formed as: n
<*>=/£ S; * s^-T> (1) Q = s si 545 s»qQ(_T) (2)
i=I i=l
where: . N — number of signal samples (N =4)
Si;(i = l,N)=signai samples from the current signal­
ling interval
8.q$(-T);(i = i?N) ^signal samples from the previous signal­
ling interval (after -22.5 phase shift) 
SiqQ(-T);(j = i ?N)=signai samples from the previous signal­
ling interval (after +67.5 ° phase shift) 
What is important in both expressions is that integration 
is performed exactly on the interval corresponding to the 
carrier period. Taking into account the upper cut-off fre­
quency of the line signal, the sampling frequency for the 
purpose of detection has been selected to be 7.2 kHz. In 
that case, there exist exactly four samples on the interval 
of one line signal carrier period. The nominal instants of 
line signal sampling are given in Fig. 5. The limits of sig­
nalling intervals are denoted by tA and tB. The intervals 
in which the waveshapes of adjacent signalling elements 
overlap are given as shaded areas in Fig. 5. The samples 
on which demodulation is based are denoted by Sj, s2, s3, 
and s4 and they cover completely the interval of nonover­
lapping. If jitter occurs, certain samples enter the inter­
val of overlapping and interfere with the samples of the 
signal following or preceding. It has been shown by simu­
lation that the quantities sign4> and signQ remain 
unchanged for jitter smaller than 8.33% (of Baud- 
interval) and interrupt request delay (positive or nega­
tive) smaller than 16.66% (of the Band-interval). 
Although these results apply when no noise is present, 
they tell about the fact that the solution under considera­
tion is suitable for real environment. Logical structure of 
the hardware corresponding to the microprocessor system 
for demodulation and detection is presented in Fig. 4. 
The implementation requires only a few components.
PERFORMANCE AND CONCLUSIONS
Before starting with the implementation, the quality 
of the demodulation and detection algorithm presented in 
this paper was examined by simulation. Actually, this 
approach was compared with the optimum matched 
filtering when the band-limited Gaussian noise is added 
to the line signal. Simulation results given in Fig. 7 show
T/ntAJG £ x
Fig. 4 Configuration of the microprocessor system in the receiver
T - i/ teoo — -+j
Fig. 5 Nominal instants for Sine signal sampling
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Fig. 6 Vector representation of the detection process
m.m.f.
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Fig. 7 Probability of error versus signal-to-noise ratio
the output bus of that port, depending on the value of 
the tribit coming from the terminal. As for terminal and 
modem synchronization at the transmitting end, both the 
modem and the terminal may represent the master in 
synchronization. In both cases it is important to have 
always the same software, regardless of which unit is the 
master in synchronization. This is achieved by appropri­
ate logic as shown in Fig. 2. The last unit in the system 
is the interpolating filter. A second-order low-pass filter 
is shown to be good enough for this purpose.
Software is organized as shown in Flowchart 1. The 
signal is formed in two channels, as indicated in Fig. 3. 
The analytical expression for the signal on the envelope 
interval can assume only 8 different forms. There are 12 
samples (as shown in Fig. 3) on the condition that 9.6 
KHz sampling frequency is chosen. The normalized 
values of these samples (8 groups with’ 12 samples in each 
group) are given by (-127<sA(i,n)< 127; i = l,...,12
_______________ _ _ ___________
I NTKKKUPT KKnl.'h.ST
Flowchart 1. Flow diagram of the transmitter software
SAsrxura. f 1______ f------ 1_________ f
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Fig. 3 Forming the line signal
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Functional block diagram of the receiver of the 
modem under consideration is given in Fig. 1 and the 
software in Flowchart 2. A line signal is introduced via 
an appropriate line interface followed by units for band­
pass filtering and automatic level control, all imple-
- 45 -
mented in analog technology. The next unit in the 
receiving chain is a manually adjustable statistical equal­
izer which allows external connection of an appropriate 
device to indicate optimal equalizer adjustment. After 
connecting the modem to a new line, equalizer 
configuration which provides maximum eye opening is 
declared to be the optimal one. Demodulation, detection 
and decoding are performed in the microprocessor system. 
The operation of this system requires an exact knowledge 
of Baud-frequency at the transmitting end. So, a unit is 
required which (from the line signal after equalization) 
generates a 1600 Hz clock locked to the Baud-frequency 
of the transmitter, with transitions occurring in instants 
corresponding to the limits of adjacent signalling inter­
vals. This unit is referred to as the timing extractor and
I NTCRRWI’T Rlyl'I.VI
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Flowchart 2. Flow diagram of the receiver software (part two)
that, over a wide range of error rates, the difference 
between the optimum matched filter and the approach 
considered here is less than 0.4 dB (with 8-bit analog-to­
il igital converters in the receiver). This is almost a 2dB 
improvement over some other MOS microprocessor-based 
implementations of the 4800 b/s data modem *(5, 13). 
Field test experience indicates the same results, except 
that some negligible performance decrease is possible due 
to the nonideal implementation of phase shift and delay 
units. Also, other MOS microprocessor-based implemen­
tations were restricted in usage to the limited distance 
environment. In this case, however, there are no restric­
tions of that type.
Another important aspect of the approach con­
sidered here is its sensitivity to timing jitter and bit- 
resolution of the analog-to-digital converter. These two 
aspects must be analyzed jointly, as they always appear 
jointly in reality. The most serious jitter component here 
is one that results in the interrupt request delay 
(hereafter referred to as d.c. jitter). As mentioned earlier 
in the text, if that delay is smaller than 16.66% of the 
Baud interval, the algorithm will not fail in the ideal cir­
cumstances. However, in the noisy environment, error 
probability is a function of the jitter value. On the other 
side, decreasing the bit-resolution of the analog-to-digital 
converters in the receiver will have significant positive 
effect on the price of the modem, since the receiver con­
tains three analog-to-digital converters and, as known, 
their price reduces sharply with decrease of the bit- 




Fig. 8 Probability of error versus interrupt request delay for various 
bit-resolutions of analog-to-digital converters
shown that 6-bit and even 4-bit A/D converters are satis­
factory for the conditions typical of the CCITT M. 1020 
telephone lines, i.e., when d.c. jitter is less than 10%, and 
the typical error rate (with 8-bit A/D converter and no 
jitter) is approximately P( ~ 10~5.
As indicated in the text, the timing extraction is 
implemented externally to the microprocessor, although it 
could have been easily done internally as in (5). There is no 
other reason for its external implementation, except to 
achieve a better quality with minimal increase of the 
hardware complexity which is otherwise extremely simple.
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A 4800 b/s Microprocessor-Based CCITT 
Compatible Data Modem
Veijko Milutinovic
The approach of the previous paper is here presented in details necessary for the 
microprocessor-based implementation. Both hardware and software details are given, 
together with the full explanation. Listing of the program is given in the following paper.
The microprocessor-based implementation of data modems 
has been attracting a great deal of scientific interest in the past 
decade. It is a kind of interdisciplinary field where both inform 
mation theory and microprocessor engineering strongly inter­
act. A number of different microprocessor-based moderns are 
available oh the market. Most of the modems with speeds 
above 2400 bit/s are commonly implemented on bit-slice 
processors (e.g., AMO 2900) or fast and expensive MOS mi­
croprocessors (e.g., IMS 320). For these speeds, it is consid­
ered that slow and cheap MOS microprocessors (e.g., Intel 
8085) can be used only at the cost of simplifications in the al­
gorithms for signal demodulation and detection, i.e., at the 
cost of decreased performance. This paper, however, describ­
es a MOS microprocessor-based implementation of the 4800 
bit/s modem which was achieved without any deterioration 
of the modem performance. Both algorithmic details (con­
nected with the processing of signals) and implementational 
details (connected with the microprocessor-based implemen­
tation) are given.
1. Introduction
One of the most widely used data transmission 
speeds is 4800 bit/s. The implementation of the 4800 
bit/s data modem has been described in numerous 
papers [1-6]. Some other papers have presented 
nonmicroprocessor implementations of the same 
modem based on algorithms which may also be 
treated by microprocessors [7—11]. It may be con­
cluded by analyzing the stated papers that very dif­
ferent algorithms have been used for signal process­
ing at both transmitting and receiving ends [12,13]. 
The implementation itself has mainly been based on 
the application of bit-slice microprocessors (e.g., 
AMD 2900) of fast and expensive MOS micropro­
cessors (e.g., TMS 320 [19]), and very seldom on the 
application of slow and cheap MOS microproces-
Manuscript received; 2 January 1984 
Manuscript revised: 7 September -1984
sors (e.g., Intel 8085). In the latter case, the authors 
have mostly applied simplified and nonoptimal de­
modulation and detection procedures. The basic 
reason for selecting simplified processing was their 
limited speed.
This paper presents one implementation of a 
4800 bit/s data modem compatible with interna­
tional CCITT recommendation V.27 [14]. The im­
plementation described is based on the application 
of a slow and cheap MOS microprocessor (Intel 
8085), but not at the cost of simplifications in the al­
gorithm for signal demodulation and detection. In the 
implementation treated in this paper, Certain secon­
dary modem functions are implemented in random 
logic or analog circuitry, mainly those which are 
easier to implement in hardware than in software. 
Analysis has shown that software-based implemen­
tation of certain side-functions of the modem is exe­
cution time-consuming. It is therefore more justifi­
ed, speaking in economic terms, to implement those 
functions in hardware than to insist on an entirely 
software-based solution which implies the incorpor­
ation of a more sophisticated and more expensive 
microprocessor.
2. Transmitter
A functional block diagram of the transmitter of 
the modem under consideration is given in Fig. 
1(a). Each block from this figure will be analyzed in 
the text to follow.
Data from the terminal enter the modem via ter­
minal interface. It is easiest to implement this inter­
face using special circuits on-a-chip which translate 
the CCITT level into the TTL level.
- 48 -
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Figure 1. Functional block diagram of the modem under consideration




DAC - digital-tcnanalog converter
IF - interpolating filter
LI - line interface
AGO - automatic gain control
BPF - band-pass filter
St. Eq. - statistical equalizer
ADC - analog-to-digital converter
Dem.- demodulator
Det. 8l Dec. - detector and decoder
TE- timing extractor
Desc. - descrambler
{a;} - input data stream
{bj} - scrambled data stream
S[tj - line signal
The scrambler is the next unit in the chain. In 
principle, data scrambling may be performed by 
hardware or by software. However, scrambling is 
one operation which is incomparably easier and 
cheaper to implement in random logic than by mi­
croprocessor. In this case, it is necessary to imple­
ment a scrambler whose generating polynomial is 
P*(X) — 1 + x“6 + jc"7 with additional guard
against repeating patterns of 1, 2, 3, 4, 6, 9, and 12 
bits. Such a scrambler [14] is easily implemented in 
random logic with only a few components*, as 
shown in Fig. 2.
Coding and modulation may be implemented 
very efficiently on the microprocessor. In the text to 
follow, first the algorithm for forming the line sig­
nal will be described. After that, hardware and sof­
'We are currently seeking a method of incorporating the
scrambling and descrambling into the software of the micro­
processor.
tware of the microprocessor system will be present­
ed. '
2.1, Algorithm for Forming the Line Signal
The algorithm for forming the line signal and the 
corresponding memory organization will be de­
scribed here. The CCITT Recommendation V.27 
[14] includes a coding scheme as given in Table 1. It 
has been shown that series-to-parallel conversion of 
tribits from the scrambler is simpler to implement in 
random logic (unit S/P in Fig 5) than by a special­
ised USART (Universal Synchronous/Asynchron­
ous Receiver/Transmitter). The line signal has a 
carrier frequency of 1800 Hz, while its spectrum has 
lower and upper cut-off frequencies at 200 Hz and 
3400 Hz, respectively, and it is a common practice 
to generate line signal samples with 9.6 kHz fre­
quency. However, since a telephone channel has 
considerable attenuation at the stated cut-off fre­
quencies, the line signal spectrum must be shaped so
- 49 -
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RESET
Figure 2. One possible random logic based implementation of the scrambler.
12-stage shift register
PS(X) - 1 + x ® + x"7 -generating polynomial with additional guard against
repeating patterns of 1,2,3,4,6,9, and 12 bits.
{a(} - input data stream 
{bj} - output data stream
Note: If strap BC is used instead of strap AB, the scrambler turns into the 
descrambler. The clock input is implied.
that very little signal power exists in the neighbo­
rhood of the lower and upper cut-off frequency.
TABLE 1
The CCITT V.27 coding scheme implemented in the modem 
under considerations [14]
Trihit values Phase values
0 0 1, 0*
0 0 0 45V
0 1 0 90*
0 1 1 i 35*
1 1 1 180*
1 1 0 225*
1 0 0 270*
1 0 1 315*
The left-hand digit of the tribit is the one occurring first in the 
data stream. The phase change is the actual on-line phase 
shift in the transition region from the center of one signalling 
element to the center of the following signalling element.
Suitable shaping may ensure that over 95% of the 
signal power is in the frequency band from 500 Hz 
to 3100 Hz. The shaping signal with 50% raised cos­
ine envelope and with the overlapping of the wave­
forms of adjacent signaling elements during 33.3% 
of the time will be treated here. The signal is usually 
formed in two channels, as indicated in Fig. 3.
In this figure, the waveform of the signaling ele­
ment which corresponds to tribit X^Xi is formed 
(e.g., in channel 2) on the interval whose length is 
two tribit intervals, i.e., on the interval cor­
responding to the envelope interval (envelope inter­
val: rA = 1/800 Hz). The waveform of the signaling 
element corresponding to tribit 010 is now formed 
in channel I, also on the envelope interval. The 
phase of the waveform in channel 2 is formed de­
pending on the phase of the last waveform in chan­
nel 1, not in channel 2. The analytical expression for 
the signal in one of the two channels, on the length 
of envelope interval with the coordinate origin in 
the middle of that interval, reads:
-50-
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Trh»———-—.......
Figures. Forming of the line signal.
<t>6- initial phase of the line signal, in the center of the signalling interval 
Ts - sampling period in the transmitter 
Ta - envelope interval
Tov * overlapping interval (of two consecutive symbols)
Tc - carrier period
Tb • signalling interval
CY - basic cycle of the microprocessor system
X, - the first occurring bit of the tribit X3X?X, (in this example, it is caus­
ing the appearance of the line symbol with 4>0 = 0 *)
010 - the tribit occurring as the next to X3X2X, in the stream (in this exam­
ple, it is causing the appearance of the line symbol with <j>0 = 00 °) 
INTREQ - signal on the pin INT of the Fig. 5.
*A> 1b> *0 ‘ interrupt request instants (in the transmitter)




n=20... 7 /* = 1800Hz r=(1/4800Hz)
The analytical expression for the signal on the enve­
lope interval can have only 8 different forms. There 
are 12 samples in total (as shown in Fig. 3), on con­
dition that the 9.6 KHz sampling frequency is cho­
sen. The values of these samples (8 groups with 12 
samples in each group) normalized with the con­
stant 127 are given by the following expression;
0; / = 1.2
sA(i.n) = j(254/3)»[/2 + cos(^)]*sm(^+^); /= 3.....9
0; /= 10.11,12
-127 HsA(i.r>) < 127;/= 2; n=0,...7
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Figure 4. Memory organization of the transmitter
- memory occupied by code (program or data)
I 1 - free memory space





DATA MEMORY - memory space 
occupied by 
data code
PAGE NO. 0- memory page with 
initialization rou­
tines
PAGE NO, 1 - memory page with 
precoding routine
PAGE NO, 2 - memory page with 
line signal forming 
routine
PAGE NO. 3 - memory page with 8 
possible groups of 
signal samples exist­
ing on one envelope 
interval
The organization of the memory (PROM) which 
supports efficiently the algorithm described here is 
shown in Fig. 4. Pages 0, 1 and 2 are reserved for 
program, and page 3 for data.
2.2. Organization of the Hardware
The complete microprocessor system consists of six 
basic components (see Fig. 5). They are [18]: micro­
processor (Intel 8085), bus demultiplexer (Texas 
74LS373), 2 Kbyte PROM memory (Intel 2716), 
eight-bit input port by means of which parallel- 
form tribits are introduced (Texas 74LS244), eight- 
bit output port which outputs the samples of a line
signal (Texas 74LS374) and eight-bit digital-to-ana- 
log converter (Motorola 1408).
The microprocessor is driven by a quartz which 
ensures one basic clock to last slightly more than 
320.5 ns. This corresponds to a frequency of exactly 
3.12 MHz. The 4800 Hz frequency is obtained by 
dividing the basic frequency by 650, and the 1600 
Hz frequency is obtained by dividing the same fre­
quency by 1950.* So there are 1950 basic clock in-
#It was possible to select another lower frequency which re­
quires dividing by 2", However, this would disallow the utili­
zation of Intel 8085. Still, dividing by 650 is easily accom^ 
plished on a single chip.
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Figure 5. Configuration of the microprocessor at the transmitting side.
MSB - the most significant bit 
LSB - the least significant bit 
RTS - request-to-send 
s(t) - line signal
sA(t) - zero-order polynomial-based 
approximation of the line sig- 
. nal
T-, bit interval
S<j - synchronization switch
Sg - ON : modem master 
Ss = OFF : terminal master
S/P - serial-to-parallel converter 
IF - second-order low-pass filter as 
interpolating filter
DAO- eight-bit digital-to-analog 
converter
R - appropriate resistor
tervals in one signaling interval (as indicated in 
Fig. 5). .
The microprocessor system incorporates no 
RAM memory. Six secondary registers of micro­
processor Intel 8085 are shown to be sufficient for 
the needs of temporary data storage. In addition, 
no address select logic is needed in the microproces­
sor system, because of the small number of periph­
erals. It is very conveniet that Intel 8085 employs 
separated address spaces for memories and periph­
erals. . .
Wiring around the input port allows only eight 
different combinations to occur at the outputs of 
that port, depending on the value of the tribit com­
ing from the terminal. To enable the coder to oper­
ate with code schemes other than that stated in 
Table 1, straps A, B, C, D, E and F are introduced 
(see Fig. 5). The nominal position corresponding to 
the scheme from Table 1 is: AD + BE +. CF. 
Eight-bit latch is used as the output port, and the 
applied digital-to-analog converter requires input 
numbers to be represented in offset binary (OB)
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number system.* The last unit in the system is the 
interpolating filter. A second-order low-pass filter is 
shown to be good enough for this purpose.
As for terminal and modem synchronization at 
the transmitting end, both the modem and the ter­
minal may represent the master in synchronization 
In the first case, the 4800 Hz clock is fed from the 
terminal to the modem via CCITT circuit 113. In 
the second case, the 4800 Hz dock is fed from the 
terminal to the modem via CCITT circuit 114. In 
both cases it is important always to have the same 
software, regardless of which unit is the master in 
synchronization. This is achieved by introducing 
appropriate logic as shown in Fig. 5 (dash-framed 
block in the lower part of the figure).
23. Organization of the Software
Software is organized as shown in Flowcharts 1 and 
2. After the power supply is switched on, the 
initialization program is executed first The follow­
ing operations (as shown in Flowchart 1) are incor­
porated into this program. The byte causing zero 
voltage to appear at the DAC output is placed at 
the output port. Registers in CPU are initialized 
after that. Finally interrupts are enabled (El) and 
the microprocessor enters the halt state (HLT).
The execution of the main program in the trans­
mitter starts with the acceptance of an interrupt re­
quest which occurs with a 1600 Hz frequency. As 
indicated in Flowchart 2, the processor takes a par­
allel-form tribit, performs differential coding, deter­
mines the line signal phase (depending on the line 
signal phase in the preceding signaling interval and 
on the value of the new trihit), generates cor­
responding line signal samples, and sends them to 
the DAC. After all the stated operations are execut­
ed, the processor enters the halt state sufficiently 
before the occurrence of the new interrupt request 
indicating the start of the new symbol interval. The 
whole program is constantly repeated, as long as 
the RTS signal is high (see Fig. 5).
Different routines in Flowchart 2 will now be ex-
'Just as a reminder, the following holds in OB number system 
for numbers in the range [-128, +127]: -t280£&.OQMMd + 
1?7d,AiS,FFh-
Salting the zero level at DAC
Initialization of relevant working registers
Enabling the interrupts
Entering the halt state
Flowchart 1. Flow diagram of the 





plained in full detail. They correspond to the algo­
rithm for the line signal generation presented in Sec­
tion 2,1.
The first routine (A) provides branching to one of 
8 locations on page NO. 1 in Fig. 4 (depending On 
the value of the new tribit in parallel form). This 
routine starts running after the occurrence and ac­
ceptance of a new interrupt request which repre­
sents the beginning of a new signaling element (mo­





It is assumed that register H was initialized with the 
value 01H, which corresponds to the memory orga­
nization from Fig. 4. After the execution of this 
routine, the contents of the program counter point 
to the address of the first memory location in region 
B,;/= 1,...,8 (Fig. 4). For example, if the new tribit 
had the value 010 (the left-hand digit occurring the 
first in the data stream), the program Continues run­
ning with routine B3 which increases the carrier 
phase in the new envelope interval by A<p = +90°. 
The terms ‘new’ and ‘old’ envelope constantly fig­
ure in the program after the interrupt request which 
arrives at instant /A (Fig. 3). The ‘new’ envelope is
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INTER RRt'PT REQUEST (from DIVIDE-BY-3 unit in Fig. 5)
A:(0038H)
Updating the pointers for samples in the memory
HALT STATE
Flowchart 2 Flow diagram of the transmitter software
part of the envelope in channel 1 between instants tK 
and /B. The ‘old’ envelope is part of the envelope in 
channel 2 between the same instants. After the in­
terrupt request (which arrives at instant rB), the 
‘new’ envelope is that part of the envelope in chan­
nel 2 which is between instants rB and tc\ the ‘old’ 
envelope is part of the envelope in channel 1 be­
tween the same instants.
Taking all these points into account, it is clear 




oNEW = 0 OLD > 45
"New” envelope phase:
oNKW = 0 OLD + 180
"New” envelope phase:
Spending the time Enabling the interrupts & 
entering the halt state
Entering the new tribit in parallel form and forming the branch address
Placing the new line signal sample in DAC
Forming the counter for the line samples
The addition of the samples of "old” and "new” envelopes
Conversion of the code for the representation of the samples
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before instant tA represents the sum of the 12th sam­
ple of the ‘old’ envelope and the 6th sample of the 
‘new’ envelope. After the acceptance of the inter­
rupt request, it is necessary to declare the 7th sam­
ple of the ‘new’ envelope to be the 7th sample of the 
‘old’ envelope and to determine the 1st sample of 
the ‘new’ envelope, depending on carrier phase in 
the opposite channel and on the value of the newly 
arrived tribit. All this is done in one of the routines 
B/;/=!.....8.
Within the common part of the program, i.e., in 
routine C, it is necessary to add the corresponding 
samples of the ‘old’ and ‘new’ envelopes, updata the 
pointers for the following samples and perform 
code conversion. This is needed, since the applied 
DAC requires the numbers to be represented in OB 
number system and not in 2C (two’s complement) 
system. The generated sample is then sent to DAC. 
All these operations have to be repeated 6 times, be­
fore the occurrence of a new interrupt request.
3. Receiver
The functional block diagram of the receiver is gi­
ven in Fig. 1(b). A line signal is introduced via an 
appropriate line interface followed by units for 
band-pass filtering and automatic level control, all 
implemented in analog technology. The next unit in 
the receiving chain is an adjustable statistical equal­
izer. This unit is implemented most easily in analog 
technology, as a cascade of active filters. The micro­
processor system performs demodulation, detection 
and decoding. The operation of this system requiers 
an exact knowledge of the signaling frequency used 
at the transmitting end. So, a unit is required which 
(from the line signal after equalization) generates a 
1600 Hz clock locked to the signaling frequency of 
the transmitter, with transitions occurring in in­
stants corresponding to the limits of adjacent Sig­
naling intervals. This unit is referred to as the tim­
ing extractor and is easy to implement, partly in 
analog technology and partly in random logic [15]. 
The microprocessor system in Fig. 1(b) produces 
the tribits in serial-form. Data sequence, after de- 
scrambling, is introduced into the receiving termi­
nal over appropriate interface circuits.




Figure 6. Vector representation 
of the detection process
- previous signal in “quasi- 
phase"
qQ - previous signal in “quasicjUar 
drature"
^ * imphase projection of current 
signal
Q- quadrature projection of 
current signal
sign Q - first bit to occur at the 
receiver output
sign <f> - second bit to occur at the 
receiver output
logical value of | <D| >|Q| - third bit 
to occur at the receiver output. 
TRUE— bit 1 
FALSE bit 0
cessor system which performs analog-to-digital 
conversion (ADC), demodulation, detection, de­
coding and parallel-to-series (P/S) conversion of tri- 
bits. The algorithm will be described first, then 
hardware organization, and software organization 
at the end.
3.1. Algorithm for Demodulation, Detection and De­
coding
The algorithm applied here refers to the implemen­
tation of an incoherent receiver, which is typical for 
the speed of 4800 bit/s. According to that algo­
rithm, the line signal vector in the current signaling 
interval is projected onto two other signal vectors. 
These correspond to the line signal from the precede
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Figure 7. Nominal instants for line signal sampling (in the receiver)
Tc - carrier period
tbaud- Baud period 
Ts - sampling period 
tA,tg - symbol limits
- nominal sampling instants
ing signaling interval phase shifted by' —22.5° and 
+ 67.5°. The first signal is treated as ‘preceding sig­
nal in quasi-phase,’ while the second one is treated 
as ‘preceding signal in quasi-quadrature.’ Vector re­
presentation of the detection process is given in Fig.
6.
As may be concluded from Fig. 6, after the for­
mation of quantities and Q, sign Q is the first bit 
to be sent from the modem receiver, followed by 
sign <D, and bit ‘0’ finally, as the third bit, if l<Z»| > 
I.Ql'is false, or bit T if 1<S»I > Igl is true. Phase and 




N = number of signal samples (N = 4);
Shtf « l,...,iV)=s signal samples from the current sig­
naling interval;
(/_, 1,...,#) = signal samples from the pre­
vious signaling interval (after -22.5° phase shifter); 
?£*■**# = 1.....A0 » signal samples from the pre­
vious signalling interval (after +67.5° phase shifter.
What is important in both expressions is that inte­
gration is performed exactly on the interval cor­
responding to the carrier period. Taking into ac­
count the upper cut-off frequency of the line signal, 
the sampling frequency for the purpose of detection 
has been selected to be 7.2 kHz. In that case, there 
exist exactly four samples on the interval of one line 
signal carrier period. The nominal instants of line 
signal sampling are given in Fig. 7. The limits of sig­
naling intervals are denoted by tA and tB. The inter­
vals in which the waveforms of adjacent signaling 
elements overlap are given as shaded areas in Fig. 7. 
The samples on which demodulation is based are 
denoted by s( , s2, sJf and s4and they cover complete­
ly the interval of nonoveriapping.
Demodulation and detection will be easy to un­
derstand using Fig. 8. This figure presents all possi­
ble signal realizations on one signaling interval, in 
the simplified case involving no envelope shaping.* 
The signals with initial phase — 22.5° and +67.5° 
are also shown in the same figure. If the last emitted 
symbol had the initial phase - and if e.g..
’This simplified case is introduced only to help the reader to 
understand the demodulation process.
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VMM * overlapping interval
I I - overlapping-free interval 
(when envelope shaping is present)
Column A - direct signal with 
different initial phases.
Column B - direct signal with d=0 
after propagation 
through phase shifters 
of Fig. 9
Ts - sampling period 
Tb- signaling interval 
Tc - carrier period
Figure 8. Possible outcomes of the line signal within a single signaling 
interval (simplified case without envelope shaping)
tribit 011 occurs, the transmitter will emit the sym­
bol with initial phase <p0jc= +135°, in acoordance 
with Table 1. Having expressions (1) and (2) in 
mind, during the demodulation procedure it is nec­
essary to calculate the following:
♦=r, (+36*) (—22.5*) +s2(+135*) -22.5*) (3)
+Sj(+135*)*s,(-22.5*) +««(+135*)*i«(-22.5*)
Q - s, (+136*) •«, (+67.5*) +«2(+135*) *i2( +67.5*) (4)
+ij(+135*) +67.5*)+*4(+146*) •««(+67.5*)
Taking Fig. 8 into account, the following is obtain­
ed:
4» = 0*(-cos67.5)+1 •(-cos22.5)+0,(cos67.5)-
1 ”(co833.5) = -2”(cos22.5) =-1.848 (5)
Q = 0- (- cos.22.5)+1 • (cos67.5) +0* (eos22.5)
-1 •(-cos67.5) = +2,(cos67.5)=p 765 (6)
So, if sign^ = 0 is sent to the terminal first, 
signd>= 1 second, and bit M’ (since lOl > \Q\) last, 
the receiver Output will correpond to the transmit­
ter input, he., tribit 011. If envelope shaping is in­
troduced, the first and the fourth product in expres­
sions (5) and (6) are decreased relative to the second 
and third, and nothing else is changed. If jitter oc-
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Figure 9. Logical structure of the microprocessor system for 
demodulation and detection
Pi,P2,P3- input ports 
P4 - output port 
Ml,M2 - multiplier inputs




CL - control logic generating sup­
port signals for S&H and AD
cl - chip-select signal for the port 
■ Pi
#2TTL - basic microprocessor clock: 
_ 3.12 Mil
S/H - control signal for S&H circuits
SOC - control signal for ADs 
MSB - the most significant bit 
P/S - parallel-to-serial converter 
Ph.S. - analog phase-shift circuit 
A,B.C,DfE,F straps for matching 
the coding scheme of 
the receiver to that 




NOTE: The propagation time 
through all phase-shift cir­
cuits must be the same.
curs, certain samples enter the interval of overlap­
ping and interfere with the samples of the signal fol­
lowing or preceding. It has been shown by 
simulation** that the quantities sign® and sign£? 
remain unchanged for jitter smaller than 8.33% (of 
the signaling interval) and interrupt request delay 
(positive or negative) smaller than 16.66% (of the 
signaling interval). Although these results apply 
when no noise is present, they indicate that the solu­
tion under consideration is very suitable for a real 
environment
’^Explained mors in Section 4.
Here is another point that may be seen from 
Fig. 7. If the frequency of the microprocessor clock 
is 3.12 MHz, the nominal positions of line signal 
samples are at a distance of 433 1/3 cycles, while the 
nominal position of the first sample is 325 cycles 
away from the beginning of the signalling interval.
3.2. Organization of the Hardware
The logical structure of the hardware cor­
responding to the microprocessor system for demo­
dulation and detection is presented in Fig. 9. The 
— 22.5° and 4* 67 5° phase shifters are implemented
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main program in the receiver
memory space for “old” and “new” envelope samples
symbolical memory address of the i-th sample from the “quasiaua* 
drature” channel; (i = 1,4)
symbolical memory address of the i-th sample from the “quasmhase” 
channel; (i = 1,4) i k
in analog technology. Signals from the Outputs of 
these phase shifters are fed to the timing extractor 
in which 1600 Hz and 4800 Hz clocks are generated 
which are locked, in frequency, to the cor­
responding clocks in the transmitter. The positive- 
going edge of the 1600 Hz Clock corresponds to the 
instant of the limit of two adjacent signaling inter­
vals. Direct signal, signal in quasi-phase and signal 
in quasi-quadrature are entered by means of sepa­
rate eight-bit ahalog-to-digital converters and sepa­
rate eight-bit input ports. Joint control logic (CL) 
initiates all three analog-to-digital 'conversions in 
the instant when the microprocessor selects1 port P I 
in order to fetch the appropriate sample of direct 
signal. So a new conversion is initialized in all three 
ADCs by fetching the results of the preceding con­
version in ADC connected to the port PI (Fig. 9). 
Digital equivalents of signal samples remain at out­
puts of three ADCs until the next set of 3 signal
samples is generated. All three samples are related 
to the same instant. Operation modes of CL, ADCs 
and S&Hs have been presented in paper [16]. Each 
ADC outputs data in complementary-offset-binary 
code (COB).** The microprocessor system also in­
corporates a hardware multiplier (GEC 8807A). In­
put latches of this multiplier are denoted in (Fig. 9) 
by M l and M2. The most significant bit in both 
latches is connected to the ground, and hot to the 
most significant bit of data bus, for the following 
reason: if multiplicands are given in signed magni­
tude code(SM), a module of the number will always 
be found at the multiplier input, regardless of 
whether the number is positive or negaitve. Only 
the higher byte of the result is fed from the multipli­
er (via output latch M3). Simulation has shown it
"The number of ADCs can be decreased to one, if that one is 
fastenough.
Figure IS. Time interval covered by the receiver software described in the 
text
REC - time interval covered by the main program in the receiver 
HALT - time interval when the processor is in the halt state 
tA,tB * limits of the signalling interval 
t1.t2.t3.t4 - sampling instants
unjustified to consume processor time by process­
ing both the higher and the lower byte of the result 
(if automatic gain control, AGC, exists in the sys­
tem). Parallel-form tribit is fed from the micropro­
cessor system via three-bit output port P4 (part of 
the SN7LS374) which is connected tot the three 
most significant bits of data bus. After parallel-to- 
series conversion in the P/S unit, the most signifi­
cant bit occurs as the first in time at the P/S output. 
The PROM memory of capacity 2 Kbytes (Intel 
2716) and RAM memory of capacity 1/4 Kbytes 
(Intel 2!HA-4) have been applied. The organiza­
tion of receiver memory is presented in Fig. 10. Ad­
jacent memory addresses were associated to memo­
ry-mapped input and output ports, in order to 
increase the software speed. Here 4>+ denotes those 
partial products in expression (3) which have posi­
tive value, while denotes the modules of partial 
products which have negative value. Symbols Q+ 
and Q~ should be interpreted analogously. After 
the processing of all 4 samples, from all 3 channels, 
final values of $ and Q are formed as:
(7)
Q~Q*.Q (8)
The routine executed after system reset (INIC) is
stored starting from location 0H. The main pro­
gram for the receiver (REC) is stored starting from 
location 0038h. Receiver software is given in Flow­
charts 3 (INIC) and 4 (REC). Within the initializa­
tion routine (INIC), registers are initialized, inter­
rupts are enabled and the processor enters the halt 
state. Main program (Flowchart 4) will be observed 
during the time interval indicated in Fig. 11.
Sample 5|(qQ) is taken at instant t2 (Routine 
RT1 in Flowchart 4) by ensuring that the execution 
of instruction MOV A,M is finished at instant /2. 
The applied ADC gives samples in COB code. It is 
therefore necessary to perform the conversion to 
SM code next (RT2). Routine RT3 stores the sam­
ple S|(q0 represented in SM code into the location 
CURRENT, i.e. 54Q8H (Fig. 10). Similarly to this, 
sample Si(q<2>) is taken, precoded and placed into 
location CURRENT q<&(S,), i.e. 5409H (RT4, RT5 
and RT6). After that, sample S( is taken from the 
direct channel, precoded and placed into input latch 
(Ml) of the arithmetic multiplier (RT7, RT8, and 
RT9). The contents of location PREVIOUS 
qGOSi). i-.e. 5400H, are then placed into the second 
input latch of the multiplier and Q+ or Q- is 
formed (RTIO and RTl l). At last, the contents of 
location PREVIOUS q^S,), i.e. 5401H, are for­
warded to the multiplier and either 0+ or d>- is 
formed (RT12 and RTI3). Since this is a real-time' 
programming application, the processor should






Entering the halt state
HALT STATE. . “: :--- -■
Flowcharts. Flow diagram of the 
initialization routine in 
the receiver.
count a precisely determined amount of time 
(RT14) before executing the instruction MOV A,M 
by which S2(q0 is taken from ADC and the con­
version giving S3,S3(q<D) and S3(qQ) is initiated 
(RT15). The whole routine from instruction 
T2: MOV A,M (not included) 
to instruction 
T3: MOV A,M (included)
has to last 433 basic clocks of the microprocessor 
(1CY = 320.5 ns). Samples S2, 5, and St are pro­
cessed in the same way (RT16, RT17, RT18, RT19, 
and RT20), and the processor then enters the halt 
state because of the need to synchronize the receiver 
to the transmitter. What should be done prior to 
this is to correct the contents of the stack pointer 
(SP) which has been displaced (in relation to the 
value set up through initialization) during the ac­
ceptance of the interrupt request (RT21). Before the 
halt state is entered, the interrupt should be enabled 
(RT22). After accepting the interrupt request which 
arrives from the timing extractor at instant rB (in 
Fig. 11),-the following three values are determined: 
signO, signQ and the larger of the two modules 
and Q (RT23, RT24, and RT25). Then the detected 
tribit is formed and set to the output port facing the 
P/S converter (RT26). Up to instant t, (in Fig. 11), 
a finite loop of a particular duration is executed 
(RT27) followed by the instruction MOV A,M
(RT28). The execution of the last instruction should 
be finished exactly at instant as shown in Figs. 7 
and 11. This instruction initializes the conversion 
which gives samples S,. S|(q«t>) and S,(qg). The fol­
lowing operations are executed between instants /, 
and t2 (of Figs, 7 and 11): First, the initial state is in­
troduced into the registers within CPU (RT29). The 
contents of memory block [5408H,...,540FH] are 
then transferred (RT30) to the memory block 
[5400H,...,5407H]. This is followed by the execution 
of a program loop of a particular duration (RT3l ) 
and the execution of the previously mentioned in­
struction MOV A,M (RT1). The execution of this 
instruction is finished at instant t2. As mentioned 
before, this instruction introduces 5i(qQ) into the 
CPU and initializes the conversion which gives S2 
SfaQ) and S2(q<I>). The whole program is then re­
peated.
4. Simulation, Implementation and Conclasioiia
Before starting with the implementation, the quality 
of the demodulation and'detection algorithm pre­
sented in this paper was examined by simulation. 
Actually, this approach was compared with the op­
timum incoherent matched filtering in the case 
where the band-limited Gaussian noise is added to 
the line signal. Simulation results given in Fig. 12 
show that, over a wide range of error rates, the dif­
ference between the optimum incoherent matched 
filter and the approach considered here is always 
less than 0.4 dB (with 8-bit analog-to-digital con­
verters in the receiver). This is almost a 2 dB im­
provement over some other MOS microprocessor- 
based implementations of the 4800 bit/s data mo­
dem [5, 13]. Also, other MOS microprocessor-based 
implementations were restricted in usage to the lim­
ited distance environment. In this case, however, 
there are no restrictions of that type. The curves in 
Fig, 12 were obtained by applying two different al­
gorithms (optimal incoherent digital matched filter­
ing and the algorithm described in this paper) to the 
same set of the noisy samples of the line signal.
Another important aspect of the approach con­
sidered here is its sensitivity to timing jitterand bit- 
resolution of the analog-to-digital converter. These 







Forming the tribit to be outputed
Initialization of the conversion
1*"— ('i "(jn Fig 3)
Register initialization
The current samples become 
the previous samples
Waiting
Precoding COB to SM
Fetching
Precoding COB to SM
KTH; j
Preceding COB to SM
RT9:
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Moving SJfiQ) from memory( + -)
to the multiplier (N12)
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UTI8: —(3 (in Fig. 3)
Repeating RT2: to PTM
IITI7: 1
Fetching S.j‘^1
RTI8: j-*—- t| (in Fig. 3)
Repeating RT2 to RTU:
RTI9: I
Fetching sjq9l
RT20: l*—' (in Fig. 3)




Enabling the interrupts & 
entering the halt state
ii \i.t ' r vri;
All the >\ inhitls are defined in the le\l.
Flowchart 4; Flow diagram of the receiver software
appear jointly in reality. The most serious jitter of the signaling interval, the algorithm will not fail
component here is one that results in the interrupt in ideal circumstances. However, in the noisy envi-
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Fiariire 12. Prnhfthilif.v nf oppaf
versus signal-to-noise 
ratio
m.f. - optimum matched filter
m.mX - modified matche filter, i.e., 
the approach under con­
sideration here
Pr" probability of error
- variance of the bandlirnitect 
Gaussian noise
ues of the jitter. Sensitivity to jitter depends also on 
the precision of the analog-to-digital converters in 
the receiver. However, they will have a significant 
effect on the price of the modem, since the receiver 
contains three analog-to-digitai converters and, as 
is known, their price increases sharply with the in­
crease of the bit-resolution. As indicated in Fig. 13, 
the simulation has shown that 6-bit and even 4-bit 
analog-to-digitai converters: are completely satisfac­
tory for the conditions typical of the CCITT 
M.1020 telephone lines, i.e., where jitter is typically 
less than about 10%, and typical error rate (with 8- 
bit analog-to-digital converters and no jitter) is ap­
proximately Pz = Iff5. The curves in Fig. 13 were 
obtained by applying the algorithm described in 
this paper to the noisy samples corresponding to the 
error rate Pg = Iff5, during the processing for de-
3-bit ADC
Figure 13. Probability of error 
versus interrupt Request 




Pt - error probability
j - jitter in procents Of the signalling 
interval time
ACD - analog-to-digital converter
modulation and detection, jitter was introduced; as 
well as reduction of precision in the analog-to-digi­
tal conversion.
The transmitter program is extremely simple and 
hardware for the whole transmitter occupies the 
space of a single European-size printed circuit 
board. The transmitting microprocessor is ‘busy’ 
for about 75% of the real time. The microproces­
sor-based part of the receiver occupies the space of 
a single European-size printed circuit board. All 
other relevant components occupy only one board 
more. The receiving microprocessor is ‘busy’ for 
about 95% of the real time.
In conclusion, the goal Of designing a low-cost 
4800 bit/s data modem for mass production was ful­
ly achieved by the approach described in this paper. 
According to this approach, some simple prepro­
cessing of the line signal is done in the analog do­
main. Some secondary modem functions are imple- 
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merited in a cheap random logic. As indicated in the 
text, timing extraction is one of the functions imple­
mented externally to the microprocessor, although 
it could easily have been done internally as in [5]. 
There is no other reason for external implementa­
tion here, except to achieve better quality with a 
minimal increase of the hardware complexity which 
is otherwise extremely simple. Also, we are-of the 
opinion that the approach described here can easily 
be treated by the standard-cell VLSI design [20]. 
Electrical schemes and program listings for the mo­
dem described here can be obtained from the au­
thor upon request.
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5. Reference
Software for the Optimal 4800 b/s Data Modem
Vfcljkd Aiiitotiinovic
Listing of the program for 4800 b/s data modem implemented on the basis of Intel 80/85 
microprocessor is presented. It is accompanied with a very instructive and valuable com­
ments in Serbo-Croatian language.*
This software was designed during 1982 in the Michael Pupin Institute in Belgrade, YU. 
It was implemented on dedicated Inters development system. It occupies IK of ROM 
memory and it needs only About 16 bytes of RAM memory. One of the basic criteria 
during its development was the minimization of the program execution time; Conse­
quently, wherever it whs possible, the memory consumption was traded in for addi­
tional improvement of the execution time. This can be easily recognized by analyzing 
the program itself. Another design criterion was the minimization of the chip count, 
which is important for the mass production. With all this in mind, TRANSMITTER 
part of the program was developed independently of the RECEIVER part. Both are 
presented here in the form of the listing produced by ASM-80/85.
The author is thankful to Ognjen Katie for his dssisidhce in assembling and debugging of this software.
RSM80 :F1:M0DPRE
ISiS“II 8080/8035 MACRO ASSEMBLER, V4.0 MODULE PAGE 1
LOC OBJ LINE SOURCE STATEMENT
1; PROGRAM ZA PREDAJNIK MODEMA TRANSMITTER
2
:<
' 4 ■ '
■ 5 ' •.
6
I
8 ; PROGRAM ZA INICIJALIZACIJU
9
mm
10 ;U REGISTRU D JE VI5I BAJT ADRESE TABLICE ODMERAKA I ON IZNOSI 62H
11 "
12 ; U REGISTRU H JE VISI BAJT ADRESE NA KOJU TREBA SKCCITI
13 ;PO PRIJEMU INTERAPTA I Ofl IZNOSI 61H
■ 14
15 ;U REGISTRU B JE NIZI BAJT ADRESE TEKUCEG ODMERKA IZ TABLICE ODMERAKA
16




0600 0606 21 MVI B/06H ; U POCETNOM TRNUTKU 6LEDAM0 NA 7. ODMERAK
0002 2601 22 MVI H, 01H i KONSTANTNA VREDNOST






8088 D383 26 OUT 3H
006A 3E92 27 . MVI A, 92H i TRJMER 0 DAJE 2400HZ
000C D300 28 OUT 0H
688E 3E07 29 MVI A/@7
0010 D300 38 GUT 0H
0812 3E77 31 MVI A,?7H
0014 D303 32 OUT 3H
0016 3E84 33 MVI R,84H 'VTflJie 1-DAJE 1200HZ.
8018 0301 34 OUT iH
001A 3E15 35 MVI ai5H













; INTERAPTU SLUCAJNO ADRESIRAO IZLAZNI PORT
El
HLT

































48 MOV A, ft
49 MOV ft, ft
50 MOV ft,ft
51 MOV ft,ft
52 MOV ft, ft
53 MOV ft, ft
54 HOP
MfiCRO ASSEMBLER, V4.0 MODULE PAGE 2
LIME SOURCE STATEMENT
55 NOP ; KftSNJENJE 38 CIKLUSft
56 LDft 0E467H UCITflJ NOVI DIBIT
57 MOV L,ft ;PRIMLJENI DIBIT ~ NIZI BftJT RDRESE Nfl KOJU
58 jTREBft SKOCITI '
59 PCHL ;SKOCI Nfl JEDNU OD CETIRI PROGRflMSKE CELINE,




64 ORG 0100H IPRIMILI SHO 00, ODNOSNO FftZNI SKOK TREBft Dft BUDE 45




69 MOV B,ft jB JE NIZI BftJT flDRESE NOVOG ODMERKft.lftH JE
78 i RflSTOJfiNJE KOJE RRZDVftJR flDRESU STftROG
71 i ODMERKfl I NOVOG ODMERKfl I DOBIJft SE KflD SE
72 ; QD 28H ODUZME 86H.
73 MVI L,06H iSETUJ BROJRC:
74 JMP 0300H i IDI Nfl ZflJEDNICKI DEO
75
76
77 ; OSTfiLE TRI PROGRflMSKE CELINE SE OD PRETHODNE RftZLIKUJU SfiMO U
78 ;RftSTOJftNJU KOJE SE DODftJE STflROJ VREDNOSTI B
79
88










0180 90 ORG 0180H ;
0180 48 91 MOV C,B
8181 3EDfl 92 MVI A,0DAH
@18380 93 ADD B
8184 47 94 : MOV B,fl
0185 2E06 95 MVI L06H
0187 C30003 96 JMP mm
97
98
01C0 99 ORG 01C0H ;
01C0 48 100 MOV C,B
01C1 3E9ft 101 MVI &9AH
01C3 80 102 ADD B
81€4 47 103 MOV B,fl
01C5 2E06 104 MVI L06H




109 ; ZfiJEDNICKI DEO U KOJEM
10, FflZNI SKOK 315
DIBIT 11, FflZNI SKOK 225
SAB1RAJU STAR! I NOVI ODMERAK I IZBACUJU
ISIS-II 8080/8085 MACRO ASSEMBLER, V4.0 NODULE PAGE 3




0300 113 ORG 0300H
0300 59 114 POCET: MOV E,C i 8DRESA STARGG CWERKA
0301 1A 115 LDAX. D iSTAVI STARI ODMERAK U AKUMULATOR
0302 58 116 MOV E/B iADRESA NOVOG ODMERKA
8303 EB 11? XCHG
0304 86 118 ADD M ;SABERI STARI I NOVI ODMERAK
0305 EB 119 XCHG
0386 17 120 RAL j KONVERZIJA 2C KODA U OB
030? 3F 121 CMC
8308 IF 122 RAR
0309 00 123 NOP ;OVO JE ZBOG KRPLJENJA
0308 64 124 INR B j POMERI SE ZA JEDHN ODMERAK
030B 0C 125 INR C
830C 3265E4 126 STA 0E465H iIZBfiCI ODMERAK
030F 2D 127 DCR L
0310 CA1F03 128 JZ KRAJ iSKOCI NA KRAJ, AKO SI PREDAO STARU ANVELOPU I
129 iTAMG CEKAJ DOK NE PRIMS' NOVI PRVI ODMERAK
0313 3E08 130 MVI A>08H iCEKAJ U PETLJI DA BI SABRAO DVA SLEDECA ODMERKA
0315 7F 131 MOV 8, A
0316 80 132 NOP j DODRTNO KRPLJENJE
0317 3D 133 XK: DCR A
0318 @0 134 NOP
- 69
0319 021783 135 JNZ XX












SP, @FFFFH> OPET INlCIJfiLIZUJ SP














144 DB IfiH.- 80H) 00Hi 08H









146 VVVV2: 06 08H, @FBH, 0EEH 28H/29H W2U 0D7H, 28H
0228 12 147 DB m0FBH/0@H,00H
ISIS-il 8080/8885 MACRO ASSEMBLER, ¥4.0 MODULE PflGE 4




@248 148 ORG 0248H















H£00 'H00 'H3£ 'H00 H£00 'H00 'H30 m 80 :2MM 191 00 8320
H0320 980 091 8320
lN3W3i81S 33800S 3NI1 £80 301
•s' 390a 3imi rw/a3T8M3ssy mm sm/ms ii-sisi
H00'H00fHS0'H339
H038 H62 m'HZO0'H030 'H2I 'HS0'H00
N0820
H00'H00'H00'H930
H00 'Ml 'H00 'H930 'H00 'H8I 'H09 'H00
H0829
H»'H00'HM0'H330








































































ISIS-13 6080/8885 MACRO ASSEMBLER, V4.8 MODULE PAGE 1
LOG OBJ LINE SOURCE STATEMENT f
1 : ■ '• 1 • ... - :
2; PROGRAM ZAPRIJEMNIK MODEMA RECEIVER
3 .. V. :/V\. \
4 ' :.. ■ ■;'
.'' '5 . ■ ... ; ■
6 ',/ ■ : \ .
7 , ■ . . :
8
i it i.»ii i Hit it iiiiiiiii i i i i i i i i i i i i i i i i i i i ii it i i i i i i i i i i i i i tiff i i i it i i i ti i j Hit
;HAX. ULAZNI NAPON = +-3V
14 /!>>ii>iir/ i >>!i}>>>>>i>>iiiiiirii> > H r> tiiiif t > fi>i>>>>>>i’
15 '
16 jREGISTARSKI PAR BC ADRESIRA CCELIJE U KOJIMA SU SMESSTENI NOVI GBMERCl 
1? j SIGNALA. PRVI ODMERAK KVADRATURNOG SIGNALA JE U CCELIJI 5400H, DRUGI U
18 ;5482H, TRECCI 0 5484H, A CCETVRTI U 5406H ODMERCl FA2NE KOMPONENTE SU
19 ;U 5401H, 5483H, 5405H I 5487H.
■20
21 jREGISTARSKI PAR DE ADRESIRA CCELIJE U KOJIMA SU SMESSTENI ODMERCl SIGNALA
22 iIZ PRETHODNOG SlGNfiLlZfKIONOG INTERVLA - STfiRI ODMERCl. .ONI OBREDJUJU
23 jKOORDINATNI SISTEM NA KOJI SE PROJEKTUJE PRIMLJENI SIGNAL. U MEMORIJI
24 iSU RASPGREDJENI OB CCELIJE 5488H DO 540FH SLICCNO KAO I STAR I ODMERCl,
25 ;SSTO ZNACCI DA PRVI OBMERAK KVADRATURNE KOMPONENTE SMESSTAMO U 5488H,
26 j A FAZNE U 5409N, DRUGI U 540AH I 540BH ITD.
27
28 jDEMODULACIJU VRSSIMO TAKO SSTO MNOZZIMO ODMERKE FAZNE KOfPONENTE NOVOG
29 ; SIGNALA SA GDHERCIMA FAZNE I KVADRATURNE KOMPONENTE STRROG SIGNALA. NAKON 
38 ; TOGA SAB1RAMO ODGQVARAJUCCE PROJEKCIJE I DONOSIMO ODLUKU NA OSNOVU ZNAKA
31 j FI I KU. KVADRATURNU KOMPONENTU NOVOG SIGNALA NE KORISTIMO. ONA NAM JE
32 j POTREK4H RADI PQSTAVLJANJR KOORDINATNOG SISTEMA ZA SLEDECCI SIGNALIZACIONI L
33 j Interval.
34 ; VELICCINE FI I KU NE IZRACCUNAVAMO. PROGRAM JE NAPISAN TAKO DA NA MNOZZACC
35 jBOVGBIMO APSGLUTNE VREDNOSTI ODMERAKA. INFORMACIJU 0 ZNAKU REZULTATA IMAMO
36 ;NA OSNOVU LOKACIJE U KOJU REZULTAT UPISUJEMO. POSEBNO FORMIRAMO POZITIVNI DEO
37 ; FI KOJI CCUVAMO U LOKACIJI 54E4H, NEGATIVNI DEO FI KOJI CCUVAMO U 5458H,
38 i POZITIVNI DEO KU U 5454H I NEGATIVNI DEO KU U 5465H. KAD PRIMIMO ODMERAK,
39 iTESTIRAMO MU ZNAK I NA OSNOVU TOGA DONOSIMO ODLUKU KROZ KOJI PROGRAMSKI DEO
40 ;GA PROVLACCIMO. POSLE MNOZZENJA, REZULTAT DODAJEMO U ODGOVARAJUCCE CCELIJE
41 ;ZA FI I KU. KAD PRIMIMO SVA CCETIRI ODMERKA, UPOREBJUJEMO VREDNOSTI FI+ I
42 i FI-, ODNOSNO KU+ I KU- IiDONOSlMO ODLUKU 0 PRIMLJENOM DIBITU.







45 ; REGISTRRSKI PfiR HL ADRESIRR ULRZNE PORTOVE I REGISTRE MNOZZRCCR. JEDflN
46 ;ULflZNl PORT I JEDflN ULAZ HNOZZRCCfi SE TRETIRRJU KfiO JEDNR MEMORIJSKR CCELIJfl, 
4? iS TIM DR PRI CCITRHJU PRISTUPRMO PQRTU, fl PRI UPIS1VRNJU MNGZZRCCU. RDRESR
48 ;PORTfl Sfi KOG SE UZIHfi KVRDRRTURNfi KOMPONENTfi JE E464H, fi DRUGfi JE E463H.
49 jRDRESR IZLflZA MNOZZfiCCfl, ODNOSNO PRIDRUZZENOG MU IZLRZN06 PORTfi JE E465H.
58 ,
51 iHRRDVER JE SKLOPLJEN TRKO DR PRUZZfi MOGUCCNQST VISSEZNRCCNOG RDRESIRRNJft, TJ.
52 ;58ffl RDRESIRR ISTO SSTO I 54XX.
53
54 ;SP SE NE KORISTL RLI GR JE POTREBNO INICIJflLIZOVflTI PRI SVRKOM PROLRSKU
3SIS-II 808078885 MACRO ASSEMBLER, V4.8 MODULE PAGE 2
LOG OBJ LINE SOURCE STATEMENT
55 ;KROZ PROGRAM DR SE NE BI JRVIO PRRRZITNI ODMERRK. PRI INTERRPTU SE PC BRCfl
56 ;NR STEK I RKO SE U SP SLUCCRJNO NADJE RDRESR IZLRZNOG PORTfl, ONDfi CCEMO
57 ;Nfi IZLRZU DOBITI NESSTO SSTO NIJE POSLRNO. JOSS OPflSNIJE JE PREBRISRVRNJE
58 ;RAM MEMORIJE, ODNOSNO UNISSTRVRNJE SRDRZZAJR U CCELIJAMfi GDE SE NflLfiZE NOVI I 
53 STAR! GBMERCI SIGttfLR.
68 .. . ..
61
62 i LOGICCKfi ANRLIZR PROGRRMR POCCINJE UD TRENUTKR T2, TJ. OD TRENUTKR KfiDfi
63 j SE IZ fi. D. C. UZME PRVI ODMERRK LINIJSKQG SIGNRLR Nfi NOVOM SIGNALIZRCIONOM
64 ; INTERVRLU I INICIRfl KONVERZIJfl KOJR CCE KRSNIJE DATI DRUGI ODMERRK. ZfiTO
65 ; CCEMO KOMENTRRISRTI SRMO INSTRUKCIJE U DELU PROGRRMR T2, DOK SU DRUGfi
66 i CCETIRI DELfi PRRKTICCNO IDENTICCNft
67 i 1NT. REQ DOLflZI 180CY=56.2MS NRKON GRRNICE DVfl SIGNfiLIZRCIONfi ELEMENTfi.
68






>}\\t iff i } } j t } / t i t i i i r it i i i t i j i r r i f * r i * i t i * * * * t i > t i y f i * '* * * * * * '* > * '*
INICIJRLIZRCI JR
0080 75 org 0 '
0000 RF 76 MIC:/ XRft fl jCCCISTI RKUMULftTOR
8001 21FF53 77 LXI ' H,53FFH
0084 0618 78 MVI B, 10H
0886 23 79 RB: INX H !PETLJfi Zfl CCISSCCENJE 5488H DO 548FH NIJE NEOPHODNfi
0807 77 80 MOV , M,fl<
8088 85 81 DCR 8
8089 C28680 82 JNZ RB
000C 2EE4 83 MVI L0E4H ; DEO Zfl CCISSCENJE FI+, FI-, KU+ I KU-
800E 77 84 MOV M,fi
080F 2E65 85 MVI L65H
@011 77 86 MOV M, fl
80J 2E58 8? MVI L,58H
8014 77 88 MOV M, fl
- 74 -
0815 2E54 89 MVI L,54H
0017 7? 98 MOV M,A
0818 2164E4 91 LXI H,0£464H; 5NICIJALI2ACIJA REGISTRAR
0@1B 110858 92 LXI D, 5888H
0§1E 018054 93 LXI B, 5400H , ,
0821 31FF54 94 LXI SP, 54FFH
0824 FB 95 El NACCUL-JI USSL PA NA SPAVANJE
0825 76 96 HLT
97
98 ;; * i t i i f i i f f i ) i i i / i f i f i i j i / i t f } } i j j j j i i / } t } j } i } i j } } } t } } t i } } }
99
100
0838 101 ORG 0838H
8038 3A8754 102 LDA 5407H iPONOVO U2IMA FAZNI CCETVRTI ODMERAK DA BI VIDEO
103 ;KAKAV HU JE ZNAK
003B A7 184 ANA A ; POSTAVI FLAGOVE
003C FA8200 105 JM MM2 ;"ELSE NM1“
883F 1A 1@6 ML: LDAX D
8048 A7 107 ANA A
0041 FA6308 108 JM M5 ;"ELSE W4"
0044 77 189 N4: MOV M,R
ISIS-II 8088/3085 MACRO ASSEMBLER, V4.0 MODULE PAGE 3
LOG OBJ LINE SOURCE STATEMENT
0845 13 110 INX D
8846 23 111 INK H
8047 48 112 MOV C, B
0048 0A 113 LDAX B
0049 86 114 ADD M
004A 82 115 STAX B
084B 2B 116 OCX H
804C 1A 117 LDAX D
004D A7 118 ANA A
804E FA5A00 119 JM H9
0051 77 120 N8: MOV M, A
8852 23 121 INX H
0053 4C 122 MOV C,H
0054 @A 123 LDAX B
8055 86 124 ADD M
0056 82 125 STAX B
0857 C3C508 126 JMP GD
085A 77 127 W9: MOV M,A
085B 23 128 INX H
005C 4A 129 MOV C,D
005D 0A 138 LDAX B
005E 86 131 ADD M
005F @2 132 STAX B
0060 C3C588 133 JMP GD
0863 77 134 W5: MOV M,A
- 75
0064 13 135 INK 0
0065 23 136 m H
0066 4D 13? MOV C, L
0067 0fi 138 LDflX B
@068 86 139 flOO M
0069 02 140 STftX B
006H 28. 141 OCX H
006B Ifl 142 LOftX 0
0060 fl7 143 ftNfi ft
0360 FA7900 144 JM Nil > "ELSE 1418"
6070 77 145 W10: MOV M, ft
0071 23 146 I NX H
8072 4C 14? MOV C,H
9073 @fi 148 LOftX B
8074 86 149 fiOD M
0075 02 150 STftX B
8076 C3C580 151 JMP GO
8079 77 152 Mil: MOV M,fl
007ft 23 153 INX H
0078 4ft 154 MOV C,0
807C @fl 155 LOftX B
0870 86 156 ROD M
087E 02 157 STftX B
087F C3C580 158 JMP GO
8082 1ft 159 WI42: LDftX D
8883 ft? 168 ftNfi ft
; “ELSE 146"0084 FHR600 161 JM 147
0887 77 162 146: MOV M, ft
0088 13 163 INX 0
0089 23 164 INX H
ISIS-11 8088/8885 MACRO ASSEMBLER, V4. 0 module PAGE
LOC OBJ LINE SOURCE STATEMENT
808ft 40 165 MOV C, L
008IJ 0ft 166 LDftX B
0@8C 86 167 fiOD M
8080 82 168 STftX B
008E 2B 169 OCX H
0@8F ifi 178 LOftX 0
0890 ft? 171 ftNfi ft
0091 Fft90@8 172 JM H13 ; “ELSE W12"
0094 77 173 1412: MOV M,ft
8895 23 174 INX H
0896 4ft 175 MOV C,0
0097 8ft 176 LDftX B
0098 86 17? fiOD M
0099 02 178 STftX B
009ft C3C500 179 JMP GO
76 -
089D 77 180 M13: MOV fc'fl
@@3E 23 181 INK H
089F 4C 182 MOV C,H
00A08A 183 LDAX 8
0BftL 86 184 ADD M
00A2 02 185 STAX B
00A2 C3C500 186 JMP gd
00A6 77 187 H7: MOV h, a
00A7 O 188 INX D
00A8 23 189 I NX H
80A9 48 198 MOV C/B
08AA 0A 191 LDAX B
08AB 86 192 ADD M
88ftC 02 193 STAX 8
0@AD 2B 194 DCX H
08AE1A 195 LDAX D
00AF A7 196 ANA A
0088 FABC00 197 JM 1*115
8083 77 198 W4: MOV M..A
8084 23 199 INX H
0085 4A 208 MOV C,D
0086 0A 201 LDAX 8
0887 86 202 ADD M
0088 02 203 STAX 8
0089 C3C500 204 JMP GD
00BC77 205 H15: 110V M,A
08BD23 206 INX H
00BE4C 207 MOV C,H
00BF 0A 288 LDAX 8
0000 86 209 ADD M
00C1 02 210 STAX 8










11 i > 1111 f t ) i t i 1111 i t / i 11 > 11 } 111 j 1111 f t r 11111 } y} /1t1 / r r 11 f } t .* j} 11 j 11 / r r } t r / t / / j f t
DETEKCIJA
H,B ; RDRESIRfiJ KU-
ISIS-II 8080/8885 MACRO ASSEMBLER, V4.0 MODLLE PAGE 5
LOC OBJ LINE SOURCE STATEMENT
80C6 7E 220 MOV A,M i STAVI U AKUMULATOR SADRZZAJ CCELIJE KU-
00C7 6C 221 MOV LH iSPREMI ADRESU KU+
0£i.;8 96 222 SUB M fFORMIRAJ RAZLIKU [KU-HKU+J
08G9 FAE400 223 JM GD2 j"ELSE GDI"
224 ;AKO KONSTATUJESS DA JE REZULTAT POZITIVAN, SSTO
225 ;ZNACCI DA JE KU<0, IDI KROZ GRANU GDI. U SUPROTNOM
- 77 -
226 ; IDI KROZ GD2.
00CC 6R 22? GDI: MOV LD ;SPREMI RDRESU FI-
00CD 7E 228 MOV fl,H ;[RMFI-1
80CE 2EE4 229 tivi L,8E4H ;SPREMI RDRESU FI+
00D0 96 230 SUB M j[RMFI-HFI+3
00D1 FRDC80 231
232
JM GD4 ; "ELSE GD3"
;RK0 JE FK8, IDI KROZ GD3
0004 3EC8 233 GD3: MVI fi,0C0H ;FORMIRRN DIBIT 1L POSSTO SMO \
60D6 3265E4 234 STR 8E465H ; IZBRCI DIBIT NR IZLRZ
08D9 C3FC88 235 JMP RESET
88DC 3E80 236 GD4: MVI fi,88H ; KUC0i Fi:>0j FORMIRRN DIBIT 10
08DE 3265E4 23? STR 0E465H
00E1 C3FC08 238 JMP RESET
80E4 68 239 GD2:
240
MOV LD ;OVflJ PRGGRRMSKI DEO ODGOVRRR Oi
;JE KU>0, PR POSTOJI RRZLIKR U
08E5 7E 241 MOV R,M
00E6 2EE4 242 MV! L8E4H
00E8 96 243 SUB M
80E9 FRF480 244 JM GD6 ; “ELSE GD5"
00EC 3E48 245 GD5: MVI R,48H ;KU>0, FK0/ FORMIRRN DIBIT 01
80EE 3265E4 246 STR 0E465H
00F1 C3FC00 24? .JHP RESET
06F4 3E00 248 G06: MVI fi,0 ;KU>8; FI>0, FORMIRRN DIBIT 00
00F6 3265E4 249 STR 0E465H
80F9 C3FC80 258 JMP RESET
@0FC E6FF 251 RESET : mi 0FFH iTROSSENJE 7 CIKLUSfi
00FE 3R64E4 252 Tl:
253
LDR 0E464H STRRTUJE SR KONVERZIJOM KOJR £
254 iiiiii
255






0101 0E0? 260 MVI C..87H
0103 0fi 261 LDfiX B
0104 12 262 STRX D
8185 0B 263 DCX B
0106 IB 264 OCX D
8187 OR 265 LDRX B
8108 12 266 STAX D
0109 0B 26? OCX B
810R IB 268 DCX D
810B 0fi 269 LDRX B
018C 12 270 STRX D
018D 8B 271 DCX B
810E IB 272 DCX D
810F 8fl 273 LDRX B
0110 12 274 STRX D
ISIS-II 8080/8085 MACRO ASSEMBLER, V4. 0
PREMESSTRNJE NQVIH QDMERRKR DR BUDU STRRI
MODULE PfiGE 6
r 78 -
LGC OBJ LINE SOURCE STATEMENT
0111 @8 275 OCX B
8112 IB 276 DCX D
0113 0A 277 LDfiX B
0114 12 278 STAX D
0115 @8 279 DCX B
0116 IB 288 PCX D
0117 8A 281 LDAX B
8118 12 282 STAX D
0113 0B 282 DCX B
0Uft IB 284 DCX D
011B 8A 285 LDAX B
0UC 12 286 STAX D
811D @B 287 DCX B
011E1B 288 DCX D
011F 0ft 289 LDAX B
0120 12 290 STAX D
0121 2164E4 291 LXI H> 0E464Hi PRIPREMI HL 2A T2
0124 1E08 292 MVI E,8 ; PRIPREMI DE ZA T2
01.26 0E60 292 MVI C,0 /PRIPREMI BC ZA T2
0128 80 294 ■HOP ; KfSSNJENJE
0123 00 295 NOP
012ft 00 296 NOP
012B00 297 NOP
012C00 298 NOP
012D 00 299 NOP
012E 7E 300 MOV A, A
012F 7F 301 MOV A, A
8130 7F 382 MOV A, A
8131 7F 303 MOV A, A








0133 A? 312 ANA A iPOSTAVI FLAGGVE
0124 F23B01 313 JP XI ;U ZAVISNOSTI OD ZNAKA ODMERKA IDI NA PROGRAMSKI
314 ;DEO U KOM SE VRSSI PREKODOVANJE ODMERKA IZ COB
315 jKODAUSMKOD
0137 3C 316 INR A ; PREKODOVANJE KAD JE ODMERAK NEGATIVAN
8138 C33F81 ,317 JMP DAXI
013B2F 218 XI: CMA /PREKODOVANJE KAD JE ODMERAK POZITIVAN
013C08 319 NOP
013DE67F 320 ANI 7FH
013F 82 321 DAXi: STAX B / SIKU JE SMESSTEN U MEMORIJU 5408H
0140 03 322 INX B ; RDRESIRAJ LOKACIJU 5401H ZA 9ESSTANJE S1FI
8141 2B 322 DCX H ; ADRESIRAJ PORT SA KOG UZIMASS S1FI
0142 7E 324 MOV a M ;UZMI S1FI
0143 ft? 325 flNfi A jUTVRDI ZNAK OOMERKA I U 2AVISN0STI 00 NJEGA IDI
326 ;KR0Z ODGOVARftJUCCE PROGRftMSKE DELOVE
0144 Fftftfi01 32? JM X3 ;"ELSE X2“
014? 17 328 X2: RflL ;S1FI>@. PREKOOUJ Gft U SM KOD.
0148 2F 229 CMft
I5I5-II 8080/8085 MACRO ASSEMBLER, V4.8 MODULE PflGE 7
LOC OBJ LINE SOURCE STATEMENT
8149 IF 330 m
014ft 02 331 STAX B ;S1FI SMESTI U MEMORIJU
014B 77 332 MOV M, ft iSIFI SMESTI U MNOZZftCC
014C 23 333 INK H ; ftORESIRAJ DRUGI ULftZ MNOZZACCft
0140 1ft 334 LDftX 0 ;[fi]=SlKlK-T). U ZAVISNOSTI 00 NJEGOVOG ZNAKfi IDI
335 ;KROZ ODGOVARflJUCCE PROGRftMSKE DELOVE
014E ft? 336 ana ft
014F FR7E01 337 JM X5 } "ELSE X4"
0152 7? 338 X4: MOV M/fi ; S1KU(-T)<0. SMESTI GA U MNOZZftCC.
0153 13 339 INK 0 ; ftORESIRAJ S1FK-T)
0154 23 340 INX H iftORESIRAJ IZLftZ NNQZZACC8
0155 48 341 MOV C,B iNAMESTI Oft BC GLEOA Nft CCELIJU KU+, ODNQSNO 5454H
0156 3E88 342 MVI A, 0 ;SAMO U PROGRflMSKOM DELU T2 NA OVOM MESTU U ftKUMLHLfiTCH?
343 ;STfiVLJftMO 8. U ORUGIM CCE TU BlTl INSTRUKCIJfi LDAX B,
344 ; KOJOM U ft STfiVLJftMO SftDRZZftJ KGJI SMO NftSSLI U
345 ; ODGOVftRAJUCODJ LOKACIJI Kl)+, ILI KU-, ILI FI+, ILI FI-
346 ;U KOMENTARU T2 CCEMO NRDALJE OVU INSTRUKCIJU OZNftCCIT $
0158 86 247 ftOO M y REZULTfiT UZET IZ MNOZZACCft SftBERI SB PRETHODNIM ZBIRCM
0159 02 248 STHX B iSTftVI NOVI REZULTftT U LOKftCIJU KU+
015fl 2B 349 OCX H jftORESIRftJ DRUGI ULAZ MNOZZACCft
015B Ifi 350 LDftX D ;UZMI S1FK-T) IZ MEMORIJE
015C ft? 351 ANA ft ; TESTIRftJ MU ZNAK I POSTUPI KAKO VALJft
8150 FR6F01 352 JM X9 ; "ELSE X8”
0160 7? 352 X8: MOV M,ft iSIFI<-T) STftVI U MNOZZftCC
0161 13 254 INX 0 iSPREMI ADRESU Zfl TRENUTAK T3, ODNQSNO DA OE
355 iGLEDfl NA 580AHCILI 540AH), ®E JE S2KU(T-)
0162 23 356 INX H ifiDRESIRAJ IZLftZ MNOZZACCft
0163 4C 35? MOV C,H ;NEKA BC GLEDft Nft LOKftCIJU FI+
0164 3E00 358 MVI ft, 0
0166 80 359 NOP
0167 86 360 ADD M SftBERI IZLftZ MNOZZACCft Sft STARIM REZULTATOM
0168 82 361 STAX B iSflCCUVftJ NOVI REZULTftT
0169 0E82 362 MVI C, 2 iSPREMI ADRESU ZA TRENUTAK T3, ODNOSNO DA BC
363 ;GLEDA NA 5482H, GDE TREBfl Oft BUDE S2KU
016B 2B 364 OCX H iSPREMI HL Zfl T3
016C C30O02 365 JMP T3
366 jDEO PROQRAMA U OKVIRU T2, KOJI SMO DO SflDfl KOHENTfiRISfiLI SE IZVRSSflVfi
367 ifiKO JE S1FD0, S1KU<-'D>0 I S1FI(-T»0. OSTALI DELOVI U CELINI T2 SE NE
368 ; IZVRSSftVftJU, 'VECC SE IDE Nft DEO T3. TI OELOVI SU JAKO SLICCNI, PR
369 i CCEHO PRDKOMENTflRISAT SfiMG LftBELIRANE INSTRUKCIJE.
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tttt* 77 278 ¥9: MOV
0170 0 271 INK
0171 22 272 I NX
0172 4ft 272 MOV
0172 2E00 274 MVI
0175 00 275 NOP
0176 86 276 fiDB
0177 02 27? STftX
0178 0E02 278 MVI
017ft 28 279 OCX
017B C20D82 280 JMP
017E 77 281 X5: MOV
017F 12 282 INK
0180 22 282 INX
8181 4D 284 MOV














ISIS-II 8080/8085 MflCRO ASSEMBLER, V4.0 MODULE PAGE 8
LOG OBJ LINE SOURCE STATEMENT
0182 2E03 285 MVI
8184 86 286 fiDB
0185 02 287 STftX
0186 2B 288 OCX
018? 1ft 289 LDfiX
0188 ft7 290 ftNft
0189 Fft9B01 291 JH
018C77 292 X10: MOV
018D12 292 INX
018E 22 294 INX
018F 4C 295 MOV
8190 2E00 296 MVI
0192 00 297 NOP
0192 86 298 ADD
8194 02 299 STftX
0195 8E02 400 MVI
0197 2B 401 OCX
0198 C20D02 402 JMP
019B 7? 402 X11: MOV
819C O 404 INX
01SD 22 405 INX







XU i "ELSE Xi0D















01fl6 2B 412 DCX H
01ft? C28D02 412 JMP T2
Olflft 2C 414 X2: INR ft i S1FK0
01fiB E6FF 415 fiNI 8FFH iTROSSENJE VREMENft. 2fl PREKODOVflNJE NEGflTIVNOG
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416 ;BROJR JE DOVOLJNfi SAMO PRETHQDNfi INSTRUKCIJA,
417 ; ALI TREBA IMAT NA UMU DA PROGRAMIRANG U REALNOM
418 iVREMENU I DA SVE PROGRAMSKE GRANE VREMENSKI TREBA
419 ;DA BUDU JEDNAKE.
01fiD 02 420 STAX B
81fiE 7? 421 MOV M,A
01AF23 422 INK H
01B0 1A 423 LDAX D
01B1 A7 424 ANA A
01B2 FRE101 425 JM X7 ; "ELSE X6"
01B5 77 426 X6: MOV M,A ; S1FK8, S1KU<-T»0
01B6 13 427 I® D
01B? 23 428 INK H
01B8 4D 429 MOV C, L
01B9 3EB0 438 MVI A, 8 it
81BB 86 431 ADD M
01BC @2 432 STAX B
01BD 2B 433 DCX H - :
01BE 1A 434 LDAX D
01BF A7 435 ANA A
01C0 FAD201 436 JM X13 ; "ELSE X12"
8103 77 437 X12: MOV M,A j S1FI<0> S1KU(-T»0/ S1FI(-T»0
01C4 13 438 INX D
01C5 23 439 INX H
ISIS-II 8080/8885 MfiCRO ASSEMBLER, V4.8 MODULE PAGE 9
LOG OBJ LINE SOURCE STATEMENT
01C6 4R 448 MOV C,D
81C7 3E00 441 MVI A, 0 it
01C9 08 442 NOP
01CA 86 443 ADD M
01CB 82 444 STAX B
81CC 8E02 445 MVI C, 2
01CE 2B 446 DCX H
81CF C30D62 447 JMP T3
S1KU(-T»0, S1FK-TX0MD2 77 448 X13: MOV H, A ; S1FI<0,
91D3 13 449 INX ' D
81D4 23 450 INX H
81D5 40 451 MOV C, H
01D6 3E80 452 MVI A,0 it
01D8 @8 453 NOP
81D9 86 454 ADD M
81DA 82 455 STAX B
01DB 6E02 456 MVI C,2
81DD.2B 457 DCX H
01DE C30D82 458 JMP T3
01E1 77 459 X7: MOV M, A ;S1FI<0, S1KLK-TX0
6102 13 468 INX D
01E3 23 461 INX H
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01E4 48 462 MOV L> B
81E5 KE00 463 Mvr A,0 ' " -
01E7 86 464 ADD M
81E8 02 465 STAX B
01E9 2B 466 DCX H ■ "
01EA IB 46? LDAX D
01EB A7 468 ANA A
01EC FAFE01 469 JM X15 } "ELSE K14"
01EF 77 470 X14: MOV M,A ;S1FK0, S1KIK-TK0, S1FI<-T)>0
01F0 13 471 I NX D
01F1 23 472 INK H
81F2 4A 473 MOV C,D
01F3 3E00 474 . MVI A, 8
01F5 00 475 NOP
01F6 86 476 ADD M
01F7 62 477 STAX B
01F8 8E82 478 MVI C,2
01FA2B 479 , DCX H
B1FB C30D02 480 JMP T3
01FE 77 481 X15: MOV M».A ; S1FK0, S1KU(-T)<0, S1FK-TK0
01FF 13 482 INK D
0208 23 483 INK H
0201 4C ' 484 MOV C,H
0282 3E08 485 MVI A,0 i$ "
0204 00 486 NOP
0205 86 487 ADD M
0206 02 488 STAK B
0207 0E02 489 MVI C,2
0209 2B 498 DCX H
820A C30D82 491 JMP T3




j j if.*f t f.
A,M
> i f f i t t „s
;U2MI ODMERAK S2KU I STARTUJ KONVERZIJU S3KU I S3FI
i i j t / t i i}) s} f j * i t i i t i f f r f t i f i i f i j f i >} i } > f i j i i > i i i i y i i f i } } i t
ISIS-II 8080/8085 MACRO ASSEMBLER, V4.0 MODULE PAGE 10






028E A7 500 ANA A
020F F21602 501 JP Yl
0212 3C 582 INR A
0213 C31A82 503 JMP DAY1
0216 2F 584 Yi: CMA
8217 08 585 NOP
0218 E67F 586 ANI 7FH
021A02 587 DAY1: STAK B
-83-
021B 03 588 I NX B
621C 2B 589 OCX H
021D 7E 510 MOV R,M
021E fi? 511 ANA A
021F FA7F02 512 JM V3
0222 17 513 Y2: RAL
0223 2F 514 CMA
0224 IF 515 RAR
0225 02 516 STAX B
8226 77 517 MOV M..A
0227 23 518 INX H
0228 1A 519 LDAX D
8229 A7 529 ANA ft
022A FA5682 521 JM Y5 ;
822D 77 522 V4: MOV M*ft
822E 13 523 INK D
822F 23 524 INX H
0238 48 525 MOV C*B
@231 8A 526 LDAX B
0232 86 527 ADD M
0233 82 528 STAX B
0234 28 529 DCX H
8235 1A 538 LDAX D
0236 R7 531 ANA A
8237 FA4802 532 JM V9 ;
023A 77 533 Y8: MOV H* A
8238 13 534 INX D
823C 23 535 INX H
8230 4C 536 MOV C*H
023E 8A 537 LDAX B
823F 06 538 NOP
0240 86 539 ADD M
024:5 02 540 STAX B
0242 8E04 541 MVI C,4
0244 2B 542 DCX H
8245 C3DCB2 543 JMP T4
0248 77 544 Y9: MOV M,A
8249 13 545 INX D
024ft 23 546 INX H '
024B 4R 547 MOV C*D
024C @A 548 LDAX B
024D 90 549 NOP
ISIS-II 8088/8085 MACRO ASSEMBLER* V4. 8
LOO OBJ LINE SOURCE STATEMENT
024E 86 55@ RDD M
024F @2 551 STAX B
0258 0E84 552 MVI C*4






























































































































































IS1S-II 8088/8885 MACRO ASSEMBLER/ V4.0
LOC OBJ LINE SOURCE STATEMENT
0293 A? 605 ANA A
8294 FAA582 686 Jfl Y13
0297 7? 687 V12: MOV M/A
0298 13 608 INX D
@299 23 689 INX H
029A 4fi 610 MOV C/D
029& 0A 611 LDAX B
829C 80 612 NOP
029D 86 613 ADD M
029E 82 614 STAX B
029F 0E84 615 MVI a 4
82A1 28 616 DCX H
02A2 C3DC82 617 JMP T4
02h5 77 618 ¥13: MOV M/A
82A6 13 619 INX D
02A7 23 628 INX H
02A8 4C 621 MOV C/H
82fl9 ©i. 622 urn B
02AA 80 623 NOP
82RB 86 624 ADD M
02AC 82 625 STAX 8
62flD 0E84 626 MVI C/4
82AF 2B 627 DCX H
02B8 C3DC82 628 JMP T4
02B3 77 629 V?: MOV M/A
8294 13 638 INX D
82B5 23 631 INX H
92B6 48 632 MOV C/B
02B7 8R 633 LDAX B
02B8 86 634 ADD M
8289 82 635 STAX B
826A 2B 636 DCX H
82BB 1A 637 LDAX D
82BC fi? 638 ANA A
02BD FACE02 639 JM ¥15
02C8 77 648 V14: MOV H/R
02C1 13 641 INX D
02C2 23 642 INX H
02C3 4A 643 MOV C/D
02C4 0A 644 LDAX B
02C5 80 645 NOP
02C6 86 646 ADD M
02T-7 02 647 STAX B
02C8 8E04 648 MVI C/4
'02GB 2B 649 DCX H
02C8 C3DC02 658 JMP T4
02CE 77 651 V15: MOV M/fi





02D0 23 653 INK H
02D1 4C 654 MOV C/H
02D2 @fi 655 LDAX B
02D3 08 656 NOP
02P4 86 65? ADD M
02D5 02 658 STAX B
02D6 0E04 659 MVI C/4
ISJ5-II 8080/8085 MACRO ASSEMBLER, V4.6
LOC OBJ Lire SOURCE STATEMENT
02D8 2B 660 DCX H
83)9 C3DC02 661 JMP T4









.» i j j j ft t
-T4
02DD A? 670 ANA A
62DE F2E502 671 JP 21
02E1 3C 672 INR A
02E2 C3E902 673 JMP DA21
02E5 2F 674 21: CMA
02E6 00 675 NOP
02E7 E67F 676 ANI 7FH
02E9 82 677 DA21: STAX B
02EA 03 678 INX B
82EB 2B 679 DCX H
02EC 7E 680 MOV A/M
02ED A7 681 ANA A
02EE FA4E03 682 JM 23
02F1 17 683 22: RAL
02F2 2F , 684 CMA
02F3 IF 685 RAR
82F4 02 686 STAX B
02F5 77 68? MOV M/A
02F6 23 688 INX H
02F? 1A 689 LDAX D
02F8 A7 690 ANA A
02F9 FA2583 691 JM 25
02FC 7? 692 24: MOV M/A
02FD 13 693 INX D
82FE 23 694 INX H
02FF 48 695 MOV C/B
0300 0A 696 LDAX B
0301 86 697 ADD M
8302 @2 698 STAX B
MODULE PAGE 13




0303 2B 699 OCX H
0304 1A 700 LDAX D
8305 A? 701 ANA A
8306 FR1783 702 JM 29
8309 77 703 Z8: MOV M,A
030A 13 704 INX D
030B 23 705 I NX H
030C 4C 706 MOV C,H
830D 0A 707 LDAX B
030E 00 708 NOP
830F 86 709 ADD M
0310 02 710 STAX B
8311 0E06 711 MVI C,6
0313 28 712 DCX H
0314 C3AB03 713 JMP T5
0317 77 714 Z9: MOV M,A
ISiS-II 8888/3085 MACRO ASSEMBLER, V4. 0
LOG: OBJ LINE SOURCE STATEMI
0318 13 715 INX D
0319 23 716 I NX H
031A 4A 717 MW C,D
031B @A 718 LDAX B
@310 08 719 NOP
031D 86 728 ADD M
031E 82 721 STAX B
031F 0E86 722 MVI C,6
8321 2B 723 DCX H
8322 C3AB63 724 JMP T5
8325 77 725 25: MOV M, A
0326 13 726 INX D
8327 23 727 INX H
8328 4D 728 MOV C,L
8329 8R 729 LDAX B
032A 86 738 ADD M
032B 82 731 STAX B
832C 2B 732 DCX H
832D 1A 733 LDAX D
8326 A7 734 ANA A
832F FA4883 735 JM 211
8332 77 736 Z18: MOV M, A
0333 13 737 INX D
8334 23 738 INX H
0335 4C 739 MW C.H
6336 0A 748 LDAX B
0337 08 741 NOP
8338 86 742 ADD M
83 y ; 82 743 STAX B





0330 28 745 DCX H
033D C3AB03 746 JMP T5
0340 77 747 211: mov M,A
8341 13 748 INK D
0342 23 749 INK H
0343 4A 750 MOV C,D
0344 0A 751 LDAX 8
0345 00 752 HOP
0346 86 753 ADD M
@347 82 754 STAX 8
0348 8E06 755 MV1 0,6
034A 28 756 OCX H
@348 C.3AB03 757 JMP T5
834E 30 758 Z3: INR A
034F E6FF 759 ANI 0FFH
@351 @2 760 STAX B
0352 77 761 MOV M,A
0353 23 762 INK H
0554 1A 763 LDAX D
@355 A7 764 ANA A
@356 FA8203 765 JM 27
@359 77 766 26: MOV M,A
035A 13 76? "INK b
0358 23 768 If4K H
0350 4D 769 MOV C,L
ISIS-II 8080/8085 MACRO ASSEMBLER, V4.0 MODULE PAGE 15
LOO OBJ LINE SOURCE STATEMENT
035D 0A 778 LDAX 8
035E 86 771 ADD M
835F 02 772 STAX 8
0360 28 773 DCX H
0361 1A 774 LDAX D
0362 R? 775 ANA A
@363 FA7483 776 JM 213
0366 7? 77? 212: MOV M, A
036? 13 778 I NX D
0368 23 779 INK H
8369 4A 780 MOV C,D
036A 0A 781 LDAX B
0368 @0 782 NOP
0360 86 783 ADD M
036D 02 784 STAX 8
036E 0E06 785 MVI 0,6 ,
0378 28 786 DCX H
@371 C3AB03 78? JMP T5
@374 77 788 213: MOV M, A
0375 13 789 INX D
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83?6 23 798 INX H
83?? 4C 791 MOV C,H
8378 8fi 792 LDfiX B
8379 80 793 MOP
83?fi 86 794 ADD M
8378 82 795 • STfiX e
837C 8E06 796 MVI C,6
837E 2B 797 DCX H
037F C3AB83 798 JMP T5
0382 77 799 Z7: MOV M,A
8383 13 888 INX D
0384' 23 881 INX H
0385 48 882 MOV ■ C;B
8386 8fi 883 LDfiX B
938? 86 884 ftDD M
8388 82 885 STfiX B
8389 2B 896 DCX H
038fi 1ft 887 LDfiX D
8386 H? 888 fiNft ft
838C Fft9D83 389 JM 215
838F 77 818 214: MOV M,fi
8398 13 811 1MX D
8391 23 812 I NX H
0392 4ft 813 MOV CiD
8393 0ft 814 LDfiX B
8394 80 815 NOP
8395 86 816 m M
8396 82 81? STfiX B
8397 8E86 818 MVI C,S
@399 2B 819 DCX M
839ft C3RB83 828 JMP T5
839D 77 821 215: MOV M, ft
039E 12 822 INX D
839F 23 823 INX H
83A0 4C 824 MOV C/H
ISiS-11 8080/8085 MACRO ASSEMBLER, V4.0 MODULE PfiGE 16
LOC OBJ LINE SOURCE STATEMENT
83fil 0ft 825 LDfiX B
03ft? 88 826 NOP
03B3 86 827 ADD M
03fi4 82 828 STfiX B
03fi5 BP06 829 MVI Cj6
03ft? 2B 838 DCX H
03fi8 C3BB03 831 JMP T5
83f® 7E 832 T5: MOV fi,M
833







83RC A7 840 ANA A
03AD F2B403 841 JP Ml
83B0 30 842 INR ft
0KB1 038803 843 JMP DAH1
83B4 2F 844 Ml: CUR
83B5 80 845 NOP i
03B6 E67F 846 ANI 7FH
03B8 82 847 DAHL:. STAX B
0389 03 848 INX B
03BA 2B 849 DCX H
03BB 7E 850 MOV A,M
03BC A7 851 ANA A
03BD FACB03 852 JM M3 ;"ELSE H2B
03C8 17 853 M2: RAL
0301 2F 854 CMA
03C2 IF 855 RAR
03C3 02 856 STAX B
8304 77 857 MOV M,A
0305 23 858 INX H
0306 31FF54 859 LXI SP, 54FFH
0309 FB 860 El ■
03CA 76 861 HLT
03CB 30 862 M3: INR A
0300 E6FF 863 ANI 0FFH
03CE 02 864 STAX B
03CF 7? 865 MOV M, A
03D8 23 866 INX H
03D1 31FF54 867 LXI SP,54FFH
03D4 FB 868 El ; HALO NAM JE VREMENR 2AT0 SE PRITAJI I CCEKAJ
869 ;INTERAPT, A OBRffiU CCETVRTOG ODMERKA CCESS 2AVRSSITI
878 iU SLEDECCEM SIGNALIZACUDNOM INTERVALU.
03D5 76 871 HLT
872









HR ft MIA DM fi 03B8 DfiXl fl 013F DftYl ft 021ft DfiZl ft 02E9 GD fl 8005 GDI fl 88CC
GD2 ft 08E4 GDI fi 00D4 GD4 ft 00DC GD5 fl 88EC GD6 fi 08F4 INIC a 0000 RESET ft ea-'C
Ti ft 00FE T2 fl 0132 T3 ft 028D
14 fl 02DC T5 fl 83fiB 141 fl 03B4 1410 fi 0070
Hli ft 0879 1412 ft 0894 1413 ft 089D 1414 fl 06B3 1415 ft 08BC 142 ft 03C8 143
ft 63CB
H4 ft 0044 i45 fl 0063 146 fl 008? W7 ft 68ft6 148 fl 0051 149 fi 085ft 14141
ft 083F
M142 ft 8082 XI fl 013B X10 fl 018C Xll ft 019B X12 , fl 81C3 X13 fi 81D2 X14 ft 01EF
X15 ft 81FE X2 fl 014? X3 fl Biftft X4 ft 0152 X5 fl 817E X6 fi 81B5 X?
ft 81E1
X8' ft 0168 X3 fl 816F Y1 fl @216 Y18 fl 0263 Yll ft 0271 V12 fi 029? V13
fl 82fl5
V14 ft 02C0 Y15 ft 82CE V2 fl 0222 V3 fi 027F Y4 fi 022D Y5 fl 0256 Y6 fl @28fl
V7 ft 0263 Y8 fl 023fl Y9 fl 8248 21 ft 62E5 218 fl 8332 21i ft 0348 212 fi @366
■m ft 0374 214 ft 038F 215 fl 039D 22 fl 82F1 23 fl 034E 24 fl 02FC 25 fl 8325
26 ft 0359 2? fl 8382 28 fl 0389 23 ft 031?
ASSEMBLY COMPLETE, NO ERRORS
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Adaptive equalization based on the transversal filter is extremely important for the 
efficient data transmission over the voice-band telephone lines. Unfortunately, it is Usu­
ally very inconvenient for the implementation based on the standard MOS microproces­
sors. In this paper, an algorithm for the adaptive equalization is proposed which is suit­
able for the cost-effective implementation. It is based on the principle of delayed decision. 
The proposed algorithm is simulated in both noise-free and noisy environment and com­
pared to a well-known classical algorithm of the same algorithmic Complexity. Important 
feature of this algorithm is that it is very suitable for the implementation based on the 
standard MOS microprocessors, and MOS VLSI generally.
1. INTRODUCTION
Adaptive equalization is an important prerequisite for reliable data transmission 
over the voice-band telephone lines. The approach based on transversal filters is the 
most widely used [1,2,3]. Essential issues in adaptive equalization with transversal 
filters are fast tap gain setting and small residual distortion. Two basic types of algo­
rithms for tap gain setting are: mean-square (MS) and zero-forcing (ZF). The mean- 
square algorithms [e.g., 6,7,8] are hsed for high-speed data transmission (9,600 b/s and 
14*,400 b/s). They are faster and are convergent even if the initial “eye” is closed [1]. 
Unfortunately, they are computationally complex and consequently very difficult for 
implementation. The zero-forcing algorithms [e.g., 4,5] are slower and convergent only 
if the initial “eye” is open. However, they are less complex and easier to implement. 
Fortunately, they are quite satisfactory [3] for medium-speed data transmission (2,400 
' b/s and 4,800 b/s), which is covering a high percentage of today’s commercial require­
ments.
*This term is subject to change.
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Recent advances in VLSI technology are new enabling the implementation of a 
medium-speed data modem on a single MOS microprocessor [e.g., 12] or on a single 
standard-cell MOS VLSI chip (e.g., 13]. The processing power of a microprocessor is 
limited, as well as the area of a VLSI chip. So after implementation of other modem 
functions is accomplished, only a limited amount of resources is still available for imple­
mentation of transversal filter and corresponding algorithm for tap gain setting. Conse­
quently, seeking for simpler but sufficiently powerful tap gain setting algorithms has 
become an important research issue. The problem is especially critical because of the 
fact that the tap gain algorithm has to be repeated for each tap, and the number of 
taps needed for the medium-speed data transmission can be as high as 16 to 24 [2].
With all this in mind, an algorithm is proposed below which is based on the princi­
ple of delayed decision (9] and which will be referred to as the delayed decision algo­
rithm (DD). Its implementation is almost as simple as the implementation of the classi­
cal fixed-step algorithm by Lucky [4]. Yet it is almost as fast as the well-known 
amplitude-dependent algorithm by Gersho [5]. Both desirable features are achieved by 
simply postponing the decision about the tap-gain adjustment step, and not by increas­
ing the computational complexity. The proposed algorithm is free of multiplication 
and analog-to-digital conversion. So it is very suitable for implementation on MOS 
microprocessors and/or standard-cell MOS VLSI chips.
In the rest of the text, a delayed decision algorithm will be introduced and com­
pared with the fixed-step algorithm by Lucky (L) and the amplitude-dependent algo­
rithm by Gersho (G). The comparisons will be provided for both noise-free (interfer­
ence only) and noisy environment (noise + interference).
2, DEFINiTION OF THE DELAYED DECISION ALGORITHM
Research experience has shown that a problem in one field may often be solved 
successfully by employing methods from other fields. The principle of delayed decision 
(DD) was used successfully in adaptive delta modulation [10,11]. Here it will be 
employed to shorten the time for setting the adaptive transversal filter tap gain without 
increasing the computational complexity of the algorithm. The proposed algorithm will 
be introduced together with Lucky’s and Gersho’s algorithms that will be used for com­
parison purposes.
'' Control function for all three algorithms treated in this paper is defined by:
U)
on condition that tap interaction can be neglected. This condition assumes a small ini­
tial distortion which is satisfied in the medium-speed data transmission. Vector t of
dimension 2N +1 refers to the transversal filter output error given by:
where:
t is a matrix with elements {x^} = {x;_j}; i,j=-N,...,+N. 
7? is a vector of tap gains {cj}; i=-N,..., +N.
6;-i=0
? = *?-d
<Hs a vector of the form fd-} —
1; i/0, i=-N,...,N
(2)
In case of Lucky’s algorithm, the control function is defined by:
Sh(4k)) - &L * sgnc/k"!) ; 1=k=i}2’+N
JO) =




where k refers to the current value of the iteration number. In case of the DD algo­
rithm, the control function is defined by:
R-| gDD(f/k-1))| *ssnci ; sgnc/1^1) =sgnc/k) =sgn/k + !)
!/Ri gDp(e/k 1})i ’Sgnfj; Sgne/k i)=sgnc/k^sgn£/k + 1) 







^DD.O - • At*DD,min » ^ ®>I>2>... (7)
and ADDjmin is the minimal value of the adjustment step used in the DD algorithm. 
Form of the above defined control function indicates that the new value of the adjust­
ment step will not be assumed until after it becomes evident what the effect of the 
existing adjustment step on the output error in the next iteration will be. So the con- 
trql function is reflecting directly the principle of delayed decision. In case of the 
Gersho’s amplitude-dependent algorithm, the control function is defined by:
ga(ti(k)) =
“'•k • I ''“’I i=-N,..., + N
f/k) ; | £i(k)| >Z o«*<i (8)
where Z is the threshold level where the slope of the algorithm is to be changed.
Variable slope helps to achieve fast convergence in the low-noise cases and small resi­
dual distortion in the high-noise cases.
Both Lucky’s and Gersho’s algorithms are satisfying the conditions of convergence 
for a tap gain setting algorithm. That condition requires that control function gfoM); 
i=—M . .,+N, k=l,2,... is monotonic nondecreasing and odd function bounded by ine­
qualities for £>Q and £/kb>0;i=-M,...,+N; k=l,2,....
The DD algorithm is heuristic in nature and above condition cannot be applied to 
it. However, empirical results have shown that DD is convergent for all “open eye” 
channels used in simulation and for a very wide range of values of the coefficient R. 
Simulation results have also shown that, depending on the channel characteristic, the 
fastest convergence is ensured for R in the range Rc[3/2,3|. Having in mind that R —2 
is within that range and that it also ensures a very simple implementation, only the 
value R =2 will be used in the rest of the text. Also, note that it may be more efficient 
if the minimal stop value of the DD algorithm is position dependent. However, this 
case was not considered as part of this work.
3. SETTLING TIME
The settling time is a basic performance parameter of each transversal filter. For 
preset equalization, it is defined as the time interval from the beginning of equalization 
until the moment when all of the tap gains take their optimal value.
The settling tinie of the Lucky’s algorithm in the low-noise environment is lowers 
boundedby [4j:
' max j Cjj
: tsl> i=-N,...,+N .■: (0)




— I-s^d ^ 2 * log2-
max j | 
^DD,min
(10)
Th§se bounds are absolutely tight, i.e., the best case settling time is equal to lower 
bound and the worst case settling time to the upper bound, for any numerical form of 
the vector V defined by equation (4). Both bounds were obtained by using the method 
indicated in Figure 1 and examining the time needed to arrive at the optimal setting of 
the value raA])0im[n; Analysis has shown that the average value of TS DD is
very close to the arithmetic average of two bounds. In the same conditions, the settling 







P “ |-l-o | + <*D0 (12)
indicates that the optimal setting is reached if
£i <As for i=~N,..., + N. (13)
Symbol D0 is defined by (15). Other symbols are defined earlier in the text The best 
settling time in the noise-free case is obtained for or=l, which is the worst case from 
the point-of-view of sensitivity to noise and residual distortion. Because of that, the 
simulation to follow is done for a —1/2.
These theoretical values for the settling time are later used to check the correct­
ness of the settling time values obtained by simulation of three algorithms in the low- 
noise and noise-free cases.
4. RESIDUAL DISTORTION
We assume that initial setting of the transversal filter tap gains is defined by:
/aV ( Q; i=-N,...,+N ; i^Oc.(0) —
,i; i=0 (14)
and initial distortion is given by:
i=+N
Do = S 1 *i| (15)
i=-N
f* 0
Residual distortion is defined by:
Dr = Dmin + DS (16)
The Djnin is distortion corresponding to the optimal setting of the transversal filter, and 
can be neglected if N is large enough. The Ds is component due to noise and quantized 
tap gains, and is obtained from the difference equation which describes the action of 
noise. For Lucky’s algorithm this difference equation reads:
p(k + 1)(m) ~ pW(m-l)'U(m-l)+pW(m + l)‘[l-U(mH-l)]
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1 ; ■m=J
0 ; m/P (17)
where:
pW(m) = Prob[tW = m-AL] ; i=-N,...,+N (18)
U(m) = Probjf;11) + < oj; i=-N,...,+N (19)
Symbol refers to the sample of the zero-mean Gaussian noise with variance 62 
which is existing at the tap “i” during the iteration step “k”. This difference equation 
defines a probability distribution p(k)(m) and the final system distortion per tap for the 
Lucky’s algorithm:
For the DD algorithm, the difference equation that describes the action of an error com­
ponent reads:
p(k + i)(m) - p| + p2+p3+p4 (21)
where
Pl ^ p^-^m-hlJ^pW^lHll-qm-l)] (22)
+ p^_1^(m + 2) * pM(m~-2) * [1-U(m-2)|
p2==p(k-1){m-3)*pW(m-2)*[l-U(m^ (23)
p3 = 1) * plk^(m +1) * (24)
+ p(k_1)(m-2) * p^k)(m+2) * (l^U(m+2)]
p4 — jp^k_1^(m+3) * p(k^(m + 2) * [1-U(m + 2)J (25)
The method used to derive the above expressions is indicated in Figure 1. This figure 
specifies all possible ways to arrive at the level m°Aj)Dmin if the DD algorithm is used. 
Note that only those arrivals characterized by ^oo.min an(^ 2*Aj)D m;n are defining the 
final setting. Although the difference equation for DD algorithm is different than one 
for the Lucky’s algorithm there is ho reason to believe that Ds>dd (the final system dis­
tortion per tap) will not be given by the same equation as DS L except that ADDmin has 
to be replaced by Al. Actually, after the optimal setting is reached, both algorithms 








For the Gersho’s algorithm, it was shown [5] that the final system distortion per 
tap is given by the following upper bound:





8q is a value defined by (13). It is convenient to
- ADD min - “ A (27)
In that case, for high signal to noise ratio (“-•—►()) all three algorithms are characterized 
by the final system distortion per tap equal to:
A
2
Theoretical values for the final system distortion Ds obtained from (20), (26) and (28) 
are later to be used to check the correctness of asymptotic values of Ds obtained from 
simulation in the low-noise and high-noise conditions.
5. COMPUTER SIMULATION RESULTS
Computer simulation was conducted for noise-free and noisy environments In 
both cases the channel was assumed to be equal to one that was used in original paper 
by Lucky [4]. Its impulse response is shown in Figure 2(a). Results of the simulation 
in the absence of noise are given in Figure 2(b) and those in the presence of noise in 
Figured.
The effect of noise is included in the simulation by adding independent normally 
distributed numbers with a prescribed variance to the sample values of the output 
pulse. It was chosen that A=AL =ADD min=<5G. The initial signal to noise ratio ISNR 





Throughout the simulation, the Gersho’s algorithm was characterized by a=1/2
The whole simulation was repeated Ns times in order to average the action of the 
noise generated by the Gaussian noise generator. It was observed that after the Ns 
repetitions of the whole simulation the average value of distortion changed less than 
1% with each new repetition of the whole simulation. This was the criterion for ending
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the process of averaging of simulation results. In the case of a channel with the 
impulse response given in Figure 1(d), we obtained Ns=17. Theoretically obtained 
values from equations (9), (10) and (11) were met very closely by the results of the no­
noise simulation and low-noise simulation (30dB). Initial distortion in the chosen chan­
nel of Figure 2(a) is relatively large. That is why the theoretically obtained settling 
time for the no-noise and low-noise cases was smaller than one obtained by simulation. 
This is a consequence of the fact that formulas (9), (10), and (11) were derived under
the simplified assumption of no tap interaction.
As may be seen from Figures 2 and 3, the final system distortion Ds is nonmono- 
tonically decreasing in the case of the DD algorithm. The small bounce occurring in 
the fifth iteration step appears because the vector of tap gains has passed through its 
optimal value, but could not stop instantaneously at it. Values for the residual distor­
tion in the no-noise, low-noise and high-noise cases obtained from equations (20), (26), 
and (28) were matched relatively well with those obtained by simulation. Simulation 
gave somewhat higher values for Lucky’s algorithm and DD algorithm, for the same 
reason as before (no tap interaction was assumed), and somewhat lower value for 
Gersho’s algorithm, because equation (26) stands for the upper bound.
Certain comparative conclusions can be drawn from Figures 2 and 3. In the no­
noise conditions, Gersho’s algorithm (a=t/$ was always faster than the DD algorithm 
and Lucky’s algorithm. Relatively fast convergence and relatively low residual error 
are due to the fact that the slope changes as indicated in Equation (8). However, the 
difference between Gersho’s algorithm and the DD algorithm is minimal. In the low- 
noise conditions, the behavior of the DD algorithm and Gersho’s algorithm was almost 
the same. In the high-noise conditions, the DD algorithm was noticeably faster than 
Gersho’s algorithm. On the other side, the DD algorithm is much simpler to implement 
than Gersho’s algorithm. Basic operations utilized by the DD algorithm are com­
parison, shifting (in the sense of divide/multiply by two), addition and delay. It is free 
of multiplication and analog-to-digital conversion, which is not the case with Gersho’s 
algorithm. These operations are very time-consuming in the microprocessor-based 
design and very area-consuming in the standard-cell VLSI design. The DD is always 
much faster than Lucky’s algorithm. For all values of ISNR used here, it was 2-4 times 
faster On the other side, from the implementation point of view, the only essential 
difference is in the existence of a shifter. In case of the standard-cell VLSI design, the 
shifter is almost trivial to implement. In case of the microprocessor-based design, shift­
ing is a built-in function.
6. CONCLUSIONS
In this paper an algorithm for the tap gain setting of an adaptive transversal filter 
is proposed and analyzed. It is based on the principle of delayed decision. Expressions 
for the setting time and final distortion are given and utilized for the purposes of the 
performance evaluation. The proposed delay decision algorithm is compared with the 
classical Lucky’s fixed-step algorithm and well-known Gersho’s amplitude-dependent 
algorithm. Comparison was done for intersymbol interference in the noiseless and the 
Gaussian noise cases. It has been shown that the delayed decision algorithm is consid­
erably faster than the fixed-step algorithm and almost as fast as the amplitude- 
dependent algorithm. The delayed decision algorithm is free of ihultiplication and 
analog-to-digital conversion and very suitable for implementation on standard MOS 
microprocessors and/or standard-cell MOS VLSI chips.
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Figure 1 Illustration of the method used to 
derive a difference equation (21) 
which describes the action of 
noise in case of the delayed deci­
sion algorithm.
mA — optimal setting of the tap 
gain
P|(j -1,2,3,4) — expressions defined 
by equations (22,23,24,25).
o.40-'V (a)
2 Results of the simulation in the 
noise-free environment 
h(t) — impulse response of the
channel [4]
Ds — final system distortion 
k-^ iteration step 
L — Lucky’s algorithm [4]
DD — delayed decision algorithm 
G — Gersho’s algorithm [5]
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A = 0.005 
2N + 1 = 5
Figures Results of the simulation in the noisy environment. The ISNR refers to ini­
tial signal-to-noise ratio. Other symbols are defined in Figure 2.
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HIGH SPEED SUPER DATA MODEMS
This section consists of 2 papers. They are briefly addressing various issues in 
microprocessor based design of the high speed data modems: 9600 b/s and 14400 b/s. 
Both papers are backed-up by detailed internal reports. These reports can be obtained 
from the author upon request.
Source: The 25th International MIMI Symposium on Applications of Microprocessors, 
San Francisco, CA, June 5-7, 198
ON USE OF THE TMS320 MICROPROCESSOR 
FOR IMPLEMENTATION OF A 
OOOOb/s DATA MODEM
V. Milutinovic
School of Electrical Engineering 
Purdue University 
W. Lafayette, IN 47907
Design issues of a 9,600 b/s data modem for 
voice-band telephone channels are discussed from the 
point of view of the Texas Instruments TMS 320 
microprocessor.
Microprocessor-based design of data modems has 
attracted a great deal of research interest for more 
than one decade now. Unfortunately, MOS micropro­
cessors that were available for a long time were fast 
enough only for relatively low data transmission 
speeds. In the case of speeds, like 9600 b/s, the algo­
rithms are very complex. This is basically due to high 
requirements on efficient channel equalization. Typi­
cally, the 9600 b/s data modems are implemented 
either on the basis of bipolar bit-slice microprocessors, 
or on the basis of random logic. However, recent 
appearance of fast MOS microprocessors (like Texas 
Instruments TMS320 or Fujitsu MB8764 and NEC 
//PC7720) is enabling the implementation of a 9600 
b/s data modem to be fully based on a single MOS 
microprocessor, without the need to use the nonop- 
timal algorithms for demodulation, equalization, and 
detection. Special attention of the current research 
and development is dedicated to the suitability of this 
microprocessor for implementation of the complex 
receiver functions like demodulation, equalization and 
detection. Some algorithms used in practice are given 
in enclosed references. Most of them can be used 
efficiently in implementations which are based on aove 
mentioned fast MOS microprocessors. However, some
The 25th International MIMI Symposium on Applications of Mi­
croprocessors, San Francisco, CA, June 5-7, I984i’
of them might require some algorithmic modifications 
in order to match the architectural requirements of 
new type of microprocessors. Execution time analysis 
is showing that the TMS 320 microprocessor is fully 
capable of meeting all above specified requirements in 
the case of the algorithm from reference [AmBeI83]. 
Critical design issue is the number of transversal filter 
tap gains that can be supported in real time for the 
given tap gain setting algorithm.
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ON MICROPROCESSOR-BASED IMPLEMENTATION 
OF A 14,400 b/s DATA MODEM
V. Milutinovic
School of Electrical Engineering 
Purdue University 
W. Lafayette, IN 47907
jDesign issues of a 14,400 b/s data modem for 
voice-band telephone channels are discussed in this 
paper from the point of view of state-of-the-art 
microprocessing.
The microprocessor-based implementation of a 
14,400 b/s data modem for voice-band telephone 
channels is currently one. of the most attractive topics 
in the area of modem design. Consequently, 
significant research efforts are dedicated to this topic. 
Basic problem in implementation of data modems for 
the speeds as high as 14,400 b/s is the strong inter- 
symbol interference characteristic for the voice-band 
telephone channels. With this in mind, two basic 
approaches ai;e currently investigated: one is based on 
the application of the Viterbi algorithm tailored to 
digital data transmission. The other is based chi utili­
zation of the complex decision feedback equalizer. 
One interesting issue is attractiveness of these two 
approaches from the point of view of the 
microprocessor-based design. Unfortunately, due to 
enormous computational complexity of both algo­
rithms, implementation based on the single fast MOS 
microprocessors like Texas Instruments TMS320 is not 
possible. High computational requirements of this 
application can be met only by increased microproces­
sor support. Different possibilities are: (1) bit-slice 
processors (e.g., AMD Am2900 family), (2) multipro­
cessor organization of the fast MOS microprocessors 
(e.g., Texas Instruments TMS 320), or (3) standard 
cell design on the single MOS VLSI chip with the
The 26th International MIMI Symposium on Applications of Mi­
croprocessors; New York, NY, October 22-24, 1984.
architecture tailored to this specific application (e.g., 
IBM Philo System). In given conditions, it appears 
that the decision-feedback-based algorithm is better 
suited to available technology than the Viterbi algo­
rithm. Basic reason is in the fact that in case of the 
speeds like 14,400 b/s the channel echoes can be 
extremely widespread. In these circumstances, the 
decision-feedback-based algorithm is characterized by 
the lower complexity. Also, it is requiring the types 
of computation to which the available technology is 
more tolerable. So, this currently approach is given 
primary attention.
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BIT-SLICE
MULTI-TMS320
TMS <X> M <X> TMS
(a) memory-based coupling
<X> i/o O ™s
(b) I/O-based coupling
STANDARD-CELL VLSI
The EDS Circuit Library
• NOR (1 4 way)
® NOR (5 9 way)
• OR (2-4 way)
• OR (5-9 way)
• NANO (2 high)
• AND (2 high) '
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DATA MODEMS FOR MEDIA 
WITH RANDOM PARAMETERS
This section consist of 2 papers. First paper is treating the implementation of modem 
for data transmission over hf radio. Second paper is treating the implementation of a 
processor architecture which is applicable to underwater acoustic data communications. 
Both papers are predominantly dealing with various aspects of multimicroprocessor- 
based design.
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Source: Proceedings of the EUROMICRO Symposium 80, London, England, September 
1980, pp. 107-111.
One Approach to Multimicroprocessor 
Implementation of Modem 
for Data Transmission over HF Radio
Veljko Milutlnovic 
with
Radenko Paunovic, Slobodan Nedic and Milojko Jeftovic"
The paper describes a multimier opr o cess or structtire that enables the modem for data 
transmission over 11F radio [with speeds up to 2\00 bf sj to be implemented by commer­
cially available 8-bit MOS microprocessors. The effects of signal processing in the 8-bit 
microprocessor are explored and simulation results from the realized software prototype 
are enclosed. Optimal receiver signal limitation factor has been derived.
1 - INTRODUCTION
HF radio path is a data transmission medium of 
special interest*. Unfortunately, it is charac­
terized by a train of imperfections and can be 
treated as a random medium. For that reason, 
data transmission equipment turns out to be 
rather sophisticated, especially the receiver 
part. Parallel data transmission over narrow- 
-band subchannels is most widely used. Commer­
cially available HF modems are generally 'imple­
mented in two techniques: random logic or bit — 
-slice. MOS microprocessors are,as far as we 
know, not used due to their relative slowness. 
This drawback of MOS technology is especially 
evident in case of the receiver part. However, 
suitable multimicroprocessor structure sup­
ported by hardware multipliers solves the prob­
lem. Such a structure, being the subject of 
this paper, enables Intel 8080A to serve as a 
basis for HF modem-'receiver, implementation.
The1 transmitter itself is less troublesome and 
can be realized in practice by a single 8-bit 
MOS microprocessor with external adder, in this 
paper it will not be treated at all. The side 
functions (automatic gain control, Doppler 
shift control and symbol synchronization) are 
also excluded from consideration.
2. SYSTEM UNDER CONSIDERATION
lasting T—13-33 ms, composite signal is given
bV N=16
s(t)“ 7 sin[2llf (t-kT) +<J> . ] ;..kT<t<(k+1)T
n=1 n n'k k=0,1,2,...
Symbols f=55'(T5+2n) Hz, n=1 to 16, and 
<J> = Jtn/*i, Jt=0 to 7, refer to subchannel carrier 
frequency and its initial phase, respectively. 
After being corrupted by multipiicative and 
additive disturbances, the signal received is 
decomposed on the basis of mutual orthogonality 
of subs i aria Is over the middle T0 portion of the 
siana 11ina interval. The frame is reconstructed 




kT+t1+V ■ ■■ y ; -
Qn,k = \ s (t) *s‘n [2llfn(t-kT) +4>n *dt
kT+t 1
n=l to T6 
k-0,1,2,...
The system under consideration is shown in Fig, Here t. being related to the beginning of the
1. Group of 32 successive data bits in 24 0 0 b/s signalling interval. In the case of digital
message entering the transmitter is treated as realization, with the samples s (t.) , j=0,1 ,2,..
a frame. Two by two are associated to each of being AT. = 1/(7040 Hz) apart, it i4
n=l6 subchannels where the 150 b/s quaternary J=64 J=6**
differential phase shift keying (DPSK) signal <t> , = £ s (t.) *cos (2 n f t .+4> , )= £ <J>. ,(l
is formed. Durinn a single signalling interval n> j=1 ^ - * j=l ■ *
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Finally, the phase difference between the re­
ceived signal carrier (4>n and the local osci 1 
lator (4> , ,) is measured and the local oscil-
order to meet differentially coherent detection 
requ i remen ts ,, Measur i ng accuracy of 2.8125° pro 
ves to be statistactory2. Measuring is perfor­
med by means of .... _ _ __
The system under consideration




automatic gain control 
Doppler effect correction 
75Hz clock with phase locked to the 
incoming signal frame'trapsitions 
2400Hz clock synchroriized with FI
F1 * 75 Hi IIREO FROM SS)
Multimicroprocessor structure of the detector
CHANNEL RECEIVER
A?n,k = arct9(Qn,k/*n.k)
n=1 to 16 
k=0,1,2,...
All the system resources are to be reset before 
the processing of the next signalling element 
starts.
3. DETECTOR AS A MULT IM'I COPROCESSOR- STRUCTURE
The processing structure of the detector beinq 
the main subject of this paper is shown in Fig. 
2. It consists of one master processor and 16 
slave processors. The master processor includes 
a CPU, 512 bytes of EPROM, 32 bytes of RAM, A.D. 
converter, USRT, one output port and 16 input 
ports. If master processor is. to perform in-band 
diversity, a few timers and more EPROM are ne­
eded and possibly an external adder depending 
on the type of diversity criterion chosen and 
processing accuracy required. In case of need 
for split operation, more USRTs and additional 
EPROM should be included. Each slave processor 
corresponds to one subchannel and consists of 
a CPU, lk EPROM, 32 bytes of RAM, hardware 
multiplier, one input and one output port.Slave 
processors do not communicate with each other. 
Master processor communicates with slave proces­
sors through unidirectional ports. The synchro­
nization of the software activity in the system 
is based on the interrupt originated in the 
master processor. Synchronization between the 
frame transitions and the maste_r software is 
based on the interrupt signal FI produced by 
the symbol sync unit shown in Fig. 1. Real-time 
software activity of the system during one 
signalling interval is presented in Fig. 3-, 
and will be here described in detail.
Symbol sync unit issues an interrupt request to 
the master. This interrupt appears with the.
deterministic- delay Td to the frame transitions. 
Master processor acknowledges the request in 
the halt state and performs some initialization, 
utility and USRT polling activity until the 
beginning (t j ) of the integration interval. It 
samples the input signal in t| , places the 
sample on the output port P0(M) and issues an 
interrupt to al1 the slaves simultaneOus1y (tj). 
The slave.processors acknowledge this first 
request in the ha 1t state, too. They take the 
sample over input port PJ (S^) , n=l to 16, form 
3^ ^ and 0^ ^ as in eq. (l) and (2) and
entef the pro^rim loop of finite duration AT .
In t« master takes new sample, puts it in thi 
P0(Mj again and issues an interrupt before the
slave processors exit the loop AT . After
acknowledgment, 3>0 and Q0 are calcula-our\ v  i l 9 Nr r\ ^ ^ o u ^
ted and added to Tj ’ . and Qj * , actually to 
the partial sums or*ed). (l) anUn 9 (2). As the 
processing of the last sample is completed, all 
the slave processors exit the loop AT (because 
no further interrupt comes from the mister). 
Then, slave processors furnish the master over 
P0(S ), n=l to 16, wi th 3> , and Q. succes-
sively. At the end, they proceed with the routi­
ne for interactive measuring of A3>n ^ which is 
completed with updating the pointer for sine 
and cosine look-up table. Slave processors wait 
for the first interrupt of the next signalling 
interval in the halt state. The master pro­
cessor, after having received all 3>n ^ and 
Qn k, reconstructs the data frame and serializes 
it’with the 2^00Hz clock F2 derived in DPL block 
shown in Fin. 1. during the process of division 
of the basic clock, under the control of- crite­
ria established in T.E. block. Master processor 
concludes wi th the hal t state_, too, and waits 
for the next interrupt from F1.
*4. SUITABILITY OF 8-BIT MICROPROCESSORS IN 
HF MODEM
The application of the cheapest standard MOS






Fig. 3. Time domain representation of software activity
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microprocessors implies the use of 8-bit CPU.
In that case, the processing, accuracy problem 
may arise due to several reasons.Firstly, input 
signal is digitized with 8-bit A.D. converter. 
Secondly, sine and cosine samples in the inter­
nal look-up table are of the 8-bit resolution.
Th i rd ly, 4>:'f n ^ k and Qj n ^ are formed as 16-bit 
numbers, Put only the more significant byte of 
the multiplication result can be processed 
further on. This is due to the relative slowness 
of 808OA. Fourthly, <J>n k and Qn. k require 
maximum 8 bits, but in real circumstances an 
overflow problem may arise and it is useful to 
continue the processing with the most signifi­
cant 7 bits (an overflow indicator is still 
necessai ■). These sources of internal noise are 
inherent to the digital signa1 processing and 
are widely treated in the literature3. We are 
now to treat the experimental results, concer­
ning the structure under consideration. These 
results are obtained directly from the prototype 
After the prototype has been implemented, it 
was treated off-line with the samples of various 
composite signals, calculated by the other gene­
ral purpose computer. Error c with which the 
prototype measures the phase difference A<f>n ^ 
is chosen as the processing accuracy criterion.
The composite signal is specific for a relative­
ly high peak power to mean power ratio. Limiting 
the input signal before A.D. conversion results 
in improved quantisation noise of nonlimited 
samples, but introduces some nonlinear distorti­
on that has the effect on final value of .n kand Qn Measuring error c has been examined 
for various va1ues of 1 imitation factor L (the 
ratio of limiting level and the highest composi­
te signal amplitude expressed in percents) in 
order to optimize it. A11 experiments have been 
conducted for two typical realizations of com­
posite signal: one with the most of the samples 
equal to zero and the rest of a relatively high 
value, the other with no zero samples and all 
the samples of a relatively low value. The ef­
fect of removing the less significant byte of 
$n,k and^Qn k is different for the two tyoes. 
Symbol <J>W denotes the composite signal in which 
all 16 carriers have the initial phase^equal to 
90° (having 48 zero.samples). Symbol ^v denotes 
the composite signal with phase vector ^v={90°, 
270°, 0°, 180°, 45°, 225°, 135°, 0°, 135°, 90°, 
1800, 225°, 225°, 45°, 315°, 135°), being the 
typical representative of the second group of





Table 1. Number of bits required in represen­
tation of f i na 1 ^ ^ and Q.n k ^or* 
various values of limitation factor L
composite signals. It is chosen on the basis of . 
the criterion of minimal dispersion of sample 
values.
Table 1. gives the maximal number of bits requi­
red for ^n>k'and Qn ^, derived directly from the 
HF modem prototype.’ It is evident however that 
there is nq essential difference between the two 
signal types, but it always turns out to be
max X(j.*)>max X(^); x£{,*n^ , Qn ,k>
and, due to truncation in multiplier, the maxi­
mal number of bits required is less than in the 
no truncation case.
Experimenta1 resu1ts are given in graphical 
form. The plot of mean and maximal absolute 
measuring error \f.\ is given in' Fig. 4. The same 
applies to Fig. 5 when additional truncation of 
LSB of <I>n k and ,Q.n k *s introduced.
Optimal value of L is about 50%. When L>35% mean 
value of the absolute error is less than the 
half of the algorithm resolution that is equalto 
2.8l25°* For no combinations of incoming subchan­
nel signal phase and local osc.il ator phase, the 
absolute error was mentioned to fade above 
2.8125°. Additional LSB truncation makes the 
mean absolute error increase, but the maximal 
error is decreased, as can be expected.
5. CONCLUSION
The basic advantages of the structure exposed 
are simplicity and modu1 arity of both hardware 
and software. Slave softwares differ in only one 
statement. Calculation problems are shifted to 
slave orocessors, and the master processor is 
free to perform only the real-time interaction 
with detector interfacing system resources such 
as symbol sync’ unit, A.D. converter, USRT and 
slave processors acting as nothing but pure cal­
culation units. In this way, real-time debugging 
is simplified to the greatest extent. In additi­
on, each slave processor, except for the multi­
plier, can be exchanged with some of the micro­
computers on the chip recently flooding the 
market. This is due to the fact that commercial­
ly avai1ab1e 8-bit M0S microcomputers on the 
chip usually contain only Ik EPROM, 64 bytes of 
RAM and two 1/0 ports. This processing power 
is relatively poor but it meets the requirements 
of the slave processors in th i s approach. This 
is because of the careful distribution of 
processing resources among the processors 
comprising the multiprocessor structure being 
the subject of this paper. It is also important 
to mention that slave processors stay in the 
halt state less than 10% of the time.
Experimental results show that 8-bit M0S micro­
processors' in the multiprocessor structure 
referred above, can serve as a basis for HF 
modem design. One of the reasons that trunca­
tion in the multiplier is not fatal is the 
fart that sine and cosine samples, statistical-
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Fig. 4. Error in measuring the phase dif­
ference versus 1imitation factor L 
!EyI mean error; yE{v,w}.
|Cy|max max error
1y» are distributed with the greatest density 
around the maximal value.
The only real disadvantage of truncation in the 
multiplier is that the detection process beco­
mes sensitive to automatic gain control imoer- 
fections. If the level of composite signal, or 
only the signal In one of n subchannels, gets 
attenuated, all $n,k and Qn,k mdY turn out to 
be zero. Unfortuna tely,. attenuation of one 
subchannel signal in relation to the others 
with no change in composite signal level may 
occur due to frequency-selective fading. 
Further research is being conducted in order to 
improve overall accuracy and reliability, es- 
specially in the presence of the frequency- 
-selective fading.
It is not possible to compare this approach to 
the other M0S microprocessor-based approaches, 
because we met no other M0S microprocessor - 
- based approaches in the open literature. It 
is only possible to compare this approach with 
the random logic approach and the bit-slice 
approach. We are of the opinion that our ap­
proach has several advantages. The most impor­
tant one is its suitability for fast implemen­
tation. This is partly due to highly modular 
structure chosen and partly due to inherent 
advantages of the M0S microprocessor-based 
design.
V I MAX
Ifc v I MAX 
16 v | MEAN 
|£ v | MEAN
70 80 90 100
Fig. 5- Error in measuring the phase dif­
ference versus limitation factor L 
the .case-of additional LSB truncation 
of <f>n,k and Qn>k
y! mean error; y€{v,w}
!cy|max max error
3 Gold, B., Rader, C.:"Digital Processing 
of Signals", (Mc-Graw Hill, New York,
1969), chap. pp. 98-101
*4 Intel MCS-80 Hardware and Software Manuals
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An MISD Multimicroprocessor 
System for Real-Time Computatioti 
of a Glass of Discrete Fourier Transforms
Veljko Milut movie, Jose Fortes and Leah Jamieson
This paper is comparmg the SIMD [single instruction stream - multiple data stream] and 
MISD [multiple instruction stream ■* single data stream] multimicroprocessor systems 
from the point of view of efficient support for dedicated real-time signal processing. 
Described multimicroprocessor structure enables the implementation of the modem for 
underwater data transmission [with speeds up to 2400 b/s].
An MISD Multimicroprocessor System for Real-Time Computation 
of a Class of Discrete Fourier Transforms
V. Milutinovic, J. Fortes, and L. Jamieson




The design of a multimicroprocessor system intended 
for a class of real time processing applications is dis­
cussed. The applications considered require the computa­
tion of a subset of an N-input Fourier transform under the 
assumption of serial data input. The suitability of two 
different algorithms and the corresponding parallel archi­
tectures are analyzed and compared. More specifically, we 
compare the computation of the FFT algorithms on an 
SJMD machine with the implementation of the DFT algo­
rithm on an MISD machine. Our results indicate that the 
latter is better suited for the targeted applications. An 
actual operational MISD computer implemented with off- 
the-shelf microprocessors intended for one of the targeted 
applications is described.
1. Introduction
The efficiency of problem solving with parallel coim 
puters is determined by, among other factors, (aj the 
nature of the problem, (b) the algorithm used, (c) the 
computer architecture, and (d) the measure of efficiency 
used. This paper discusses a paradigm of computer prob­
lem solving in which a careful study of the above factors 
results in a somewhat unconventional choice of a com­
puter architecture. More specifically, it is shown that an 
MISD architecture [Flynn72] is well suited for the compu­
tation of the Discrete Fourier Transform (DFT) as 
required by a class a problems in signal, image, and 
speech processing. In the next paragraph we discuss 
briefly some of the considerations associated with the four 
factors mentioned above.
The nature of a problem to be solved by a computer 
will determine, for example, the arrival rate of sets of 
inputs, the organization, availability and number of 
inputs, the desired response time and number of outputs, 
the input-output function to be computed, etc. For the 
solution of a given problem, several algoritbins can be 
considered. Their computational and data communica­
tion requirements, as well as the amount of possible 
parallelism, may vary. For each algorithm, the choice of a 
computer architecture depends on the available technol­
ogy and the complexity of the processing elements, inter­
connection network, and control logic. Following 
[Flynn72], computer architectures can be classified in 
terms of the multiplicity of data and instruction streams 
processed at any instant of time. The possible types of 
computers are denoted SISD (Single Instruction Single 
Data), SIMD (Single instruction Multiple Data), M1MD 
(Multiple Instruction Multiple Data), and MISD (Multiple 
Instruction Single Data). With the exception of MISD 
computers, extensive research and literature has been
Proceedings of the IEEE 1984 Real-Time Systems Symposium, Austin, 
Texas, December 4-6, 1984.
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dedicated to the design; implementation, and use of these 
types of machines (a good survey can be found in 
[UwaBrSi]). Figure 1 represents symbolically the con­
tainment relations between these classes of computers. 
Using multiplicity of streams as the basic identifier and 
without going into explanatory details, we can consider 
data flow and pipelined computers as special cases of 
MlMD computers related to the other classes as shown in 
Figure 1. Hence, in judging the merits of an MISD 
machine, it makes sense to compare it only with SIMD 
computers. Finally, several performance measures can be 
used to evaluate the efficiency of the computer solution 
for a given problem. Examples include execution time, 
hardware complexity, cost effectiveness, etc.
In the following sections of this paper, we will per­
form a detailed analysis of the parameters discussed 
informally above. In Section 2, the problem of computing 
the Fourier transform for specilic applications is stated in 
detail. Section 3 compares the well known FFT algorithm 
with the straightforward DFT algorithm. Section 3 also 
includes a reference to various SIMD architectures used 
for FFT, and description of the MISD architecture for 
DFT which is proposed in this paper. Section 4 includes 
the analysis of performance measures for the FFT algo­
rithm executed on an SJMD machine, and the DFT algo­
rithm executed on the proposed MISD machine. Section 
5 describes a real operational implementation of an MISD 
computer for DFT computation. Section 6 compares 
SIMD and MISD architectures, based on the technology 
used in implementation of the system from Section 5. 
Section 7 is devoted to conclusions and extensions of the 
research discussed in this paper.
SIMD f SISD) MISD
DATA FLOW AND PIPELINED
MIMD
Figure 1. Containment relations between classes of com­
puters.
This research was partially supported by NSF Graut ECS-8120896.
2. A class of problems requiring Fourier 
transforms
In this section three problems that require the com­
putation of a Fourier transform are described. AS! of 
them share some characteristics that make them well 
suited to the implementation on an MISD architecture to 
be presented in this paper.
2.1 Data transmission over HF radio channels
The first algorithm is used in data transmission over 
I IF radio ch an nels. These channels are characterized by 
both time-selective and frequency-selective fading. One 
possible approach to data transmission in this environ­
ment is parallel transmission over the narrow-band sub­
channels JMelviGQ, MiPaNSOj. If the frequency band of 
each subchannel (Af) is narrow enough (e.g., 
Af < 200Hz), then the effects of frequency-selective fading 
within a single subchannel can be neglected. In these sys­
tems, typically the spectra of signals in neighboring chan­
nels overlap in order to minimize the overall bandwidth. 
To enable the signal decomposition and detection in the 
receiver (which cannot be done by filtering in the fre­
quency domain), the signals in subchannels are chosen to 
be mutually orthogonal. So in the transmitter, the signal 
is formed [MeiviBQ 





2irf j( t - kT):+ kT < t < (k + l)T
k “0,1,2,...
f. — 55 ^ (15 -F 2j)Hs; j=l,...,16,
„ a7f _ _ _— , a 0,...,7,
. 4 .
T= (1/75) Size* 13,33ms.
On ‘the receiving side, the signal .is sampled with 
Ts = (l/7G4G)liz ^ 142/js and. the processing . of the new 
sample is done before the next one becomes available. 
The in-phase {#) and quadrature (Q) ■component are. com-, 
puted in each subchannel using- the formula for orthogo­
nal decomposition:
. N=64 - ; ,
, *j,k ••= E S(U c°s(27rfjtn +
n-~1
N=64
Qj.k - E S(t„) sin(2jrfjtn + <6jik_,)
. j — ■■ -> = 0,1,2,.....
Note that this processing is done only during the middle 
portion T0 = 64Ty = (j/110)ISz ^9,09ms of the signalling 
interval T (see Figure 2 for the detailed organization of 
the time domain). Filially,' the signal phase in each sub­
channel is estimated by: - ' :
4j,k - + arctantQj k/^j k) j =
k =0,1,2,...
•0+TG/2 ’v<i
rH ifi 4 HHIH H+t- Iff 111 f H-ll 11444-1H H-H f f! If f f H+H4 f t l-r 1
t-.,
t-TG/2- i-Tg/2-*>
Figure 2. -Organization of'the time domain' for. the HF 
modem.
In some applications (diversity in the frequency domain) 
it can be helpful for channels to exchange the information 
on phase deviation. This information is given by:
' ■ ' ■ b = 0,...,7
- D = min [arctan(Q: k/$- k) ~ b7r/4] k = 0,1,2,...
, . J ’ ’ ’ - • j = l,...,16
Actually, values of D are the only data to be exchanged, 
and this exchange is done during the idle guard interval 
PVi of duration-Tq =T~T0; ’4,04ms.. Typically only 
the four processors, corresponding to the same subchannel 
group, exchange data. This group of four processors will 
be referred to as the “subvector.” The detection process 
described here is basically a DFT with N =64 real inputs 
used to compute only a subset of L = 16 complex out­
puts. Consequently, the DFT implementation requires 
only s = LN/NlogN = L/logN a* 2.67 times more process­
ing power than .the FFT implementation.'
2.2 ■ Analysis of time varying imagery
The second algorithm is used for shape analysis in 
time varying imagery. It is the algorithm for the Fourier 
Descriptor method for detection, recognition, 
identification, and tracking of objects, introduced by 
Wallace and Mitchell [WalMi80]. It has been proven well 
suited to identification and tracking of Hying objects. If 
the contour of an image is given in the form of a chain 
code, the number of chain code inputs (C) is typically in 
the range of a few hundred to a few thousand, depending 
on the size and form of the object contour. The first step 
in the processing is the resampling of the image at 
equally spaced intervals. The number of resampled data 
points is typically N = 256 to N = 2098. The next step is 
the application of the Fourier transform to the resampled 
image in order to produce the Fourier Descriptor:
. f2tt . . ' , .■
N-i -j hr-nj
A(j) - E R'(n)*e ! J ; j =0,1,...,N-1.
n =0
where R;(n) corresponds to the resampled image. After 
this, normalization is done based only on the L most 
significant complex coefficients in the Fourier Descriptor. 
In other words, NHL complex coefficients are discarded 
and only L are used for further processing. Typically 
L = 32, which proves to be enough for frequency represen­
tation of the contour. Details of the normalization are 
not important in this context except that the same factor 
is used for all coefficients. Finally a comparison with 
library representations is done and a decision on the type 
of the flying object is made.
Due to the fact that 256 < N < 2092 and L =32, the 
DFT implementation, in the extreme case, requires only 
s = LN/NlogN.csf2.91 times more processing power than 
the FFT implementation.
2.3 Speech processing .
The third algorithm is used for obtaining informa­
tion about the short-time spectrum in speech analysis. 
Linear predictive coding (LPC) [RabSc78] is used to esti­
mate the transfer function of the vocal tract for a short 
duration of speech, and is a widely used technique in 
speech compression, transmission, and recognition. The 
order p LPC representation of the vocal tract will consist 
of p coefficients ak? ! < k < p, specifying the transfer 
function: _ 1 ,




“'or an N-point sampled signal x(n), the order p linear 
redictor is obtained by solving the system of equations:
£akR(|i-k|) =R(i) i=l,...,p
. k=i ■
■/here the R(i)fs are short-time autocorrelation functions:
— S x(n)x(n + i)
" n=0 . •
'ypical values for p range from 6 to 25, typical values for 
I range from 50 to 400. Depending on N and p, the L = 
+ 1 R(i)’s can either be computed directly, or by com­
uting the inverse DFT on the squared magnitude of the 
•FT of the input signal padded to a length of 2N 
iabSc78]. A number of configurations are possible for 
tie latter method, including a pipeline of two FFT pro- 
■essors, or a pipeline of an FFT processor followed by a 
■FT processor. Although 2N outputs are needed from 
lie first Fourier transform, only L outputs are needed 
om the second one. For the second stage in the compil­
ation, then, if N = 128 (so M - 2N = 256) and L '=' 12, 
le DFT implementation requires s = ML/M log M •&. 1,5 
mes more processing power than the FFT implementa- 
-on. Considering both stages together, 
— (MlogM 4- ML)/2MJogM 1.25, For most values of 
■i and L, it will in fact be the case that direct compute 
on of the sums is faster than the Fourier transform 
gpproaches. It will be seen that, although the direct com­
mutation of the R(i)’s does not require Fourier transforms, 
_ie structure of the computation is such that it ean be 
me very efficiently on the M1SD architecture to be 
resented here.
4 Problem characterization
Besides the fact that the above problems require the 
imputation of a Fourier transform of N input samples, 
iiey have the following additional common characteris- 
■cs:
Data organization and availability: The inputs (sam­
ples) are not available simultaneously, Le.,- serial on­
line input is used,
Number of outputs: Only a fraction 9 = L/N of the 
outputs of the full Fourier transform are required
Response time: Real time processing is required, i.e., 
the time elapsed since the input of the first sample 
until the output of the last transformed sample must 
be minimal
Data arrival rate versus processing time: Implemen­
tation in real-time requires that interval of time 
between two consecutive inputs be larger than the 
processing time for a single input. Additionally, for 
the problem described in 2.1, the consecutive sets of 
inputs to be transformed are separated by “idle” 
intervals, as indicated in Figure 2.
Note that various Fourier transform-based algo- 
nhms utilized in underwater acoustic data, communiea- 
:>ns [Burdi84], nondestructive testing of materials 
"oNeJ83], and global shape analysis [Mitch83] have simi- 
r characteristics.
.♦ Two algorithms and corresponding architec­
tures for Fourier transform computation
In this section, we compare the FFT and DFT froni 
le point-of-view of the algorithms under consideration, 
hen we briefly review the SIMD architectures for FFT, 
id finally we propose an MISD architecture for DFT.
3.1 The FFT and DFT algorithms
The computation of the Fourier transform r^nired 
for the problems described in Sections 2,1, 2.2 and 2.3 
can be expressed as:
y(fc) = E aJk x(i) k ~ (3.1)
■ ■ ■ i=o ■.. ■ ;;;>•■ ■
where a = e~2,7r/N are fixed coefficients, i = V^T, N is the 
number of inputs, and L is the number of outputs.
The computation of a Fourier transform ranks 
amongst the most important and well researched compu­
tational problems. A plethora of efficient algorithms have 
been proposed and a non-exhaustive list of related litera­
ture is [Brigh74, CooTu65, Pease68, Stone7l) and their 
references. However, it is widely accepted that the FFT 
algorithm [CooTuGS] (or a modified version of this FFT) 
is adequate for most applications. For this reason, we will 
consider the FFT as one candidate algorithm to be used 
for the computation of (3.1). Recall that the FFT of N 
inputs can be computed in logN time units (where a time 
unit is defined as the time required by two additions and 
one multiplication), assuming that N/2 processors are 
available. The execution time and number of processors 
are independent of tile number of outputs L and it is 
assumed that all the inputs are initially available. Hence, 
for serial input of data, wN time units are required, 
where w is a constant dependent on how data input is 
organized and implemented. Figure 3 depicts graphically 
the FFT algorithm for the first problem mentioned above 
and the characteristics just mentioned. In the figure, each 
box corresponds to a butterfly operation, Le , one multi­
ply and two add computations, and the dashed line illus­
trates the fact that the computation of any output 
depends on the availability of the last input sample.
The second candidate algorithm considered here is 
depicted graphically in Figure 4 and consists of directly 
computing (3.1), i.e., using N units of time and one of L 
processors to compute each y(k) by using a straightfor-
Figure 3. Data flow diagram of the Gpoley-Tuckey algo­
rithm for the Fast Fourier Transform (N=8).- 
Each rpw corresponds to the computations 


















































1 2 3 4 5 6 7 8 9 1011 12
Figure 5. Product of execution time and number of pro­
cessors (pi) for the computation of f N outputs 
of an N-point Fourier transform for the FFT 
algorithm (broken line) and the DFT algo­
rithm (solid lilies) for J = .5, .25, .125 and 
w = .25.
Figure 4. Data flow diagram of the Discrete Fourier 
transform (N=L=8). Each column 
corresponds to the computations performed in 
one processor.
ward partial product accumulation algorithm. Processor k 
computes:
y(k) -((( • • ' [[a°x(0)] + akx(l)] + • • • ] -t- a(n“2)kx(N-2)J
+ a(n-i)fcK(N-i)];k = i,...,L . (3.2)
The execution time is independent of the number of out­
puts L. In Figure 4, each box corresponds to the 
computation and accumulation of a single partial pro­
duct, i.e., one multiply-add computation. Thus, the unit 
of time for the FFT equals the unit of time for DFT plus 
the time required by one addition: This conservative 
analysis will favor the FFT algorithm when we compare 
it with the DFT algorithm. However, it is not assumed 
that all inputs are initially available, so serial data input 
can be used, and the number of processors used is given 
by the number of required outputs. The dashed line 
illustrates the fact that most of the computations can 
proceed without having the last input sample available, 
i.e., only those computations enclosed by the broken line 
depend on the last input.
In summary, the FFT algorithm (3.1) takes 
logN + wN units of time using N/2 processors and the 
DFT (3.2) takes N units of time using L = f N, f < 1 pro­
cessors. Hence, the product of time and processors is 
(N/2)(logN + wN) for the FFT, and 0M2 for the DFT 
algorithm. It follows that the DFT will always require 
fewer processors and shorter execution time for 
w > 1 - (logN/N) and will perform better in terms of the
product of processors and time for 5 < ~(-~^ + w).
Due to characteristic 4 mentioned in Section 2.4, in the 
problems considered here, we assume that processing time 
.for one step in the algorithm (the time for a multiply- 
add) is smaller than the interval between two consecutive
1 2 3 4 5 6 7 8 9 10 il 12
Figure 6. Product of execution time and number of pro­
cessors (pt) for the computation of § N outputs 
of an N-point Fourier transform for the FFT 
algorithm (broken lines) and the DFT algo­
rithm (solid line) for f = .5 and w = .5, .25, 
.125.
input samples. In other words, we always have w > 1. 
Hence, the DFT algorithm outperforms the FFT compu­
tation in these applications. In fact, if the product of 
execution time and number of processors is to be minim­
ized, this will also be true for w =.25 and J < .25 (Figure 
5). The same applies for w > .125 and S = .5 (Figure 6).
3,2 SIMD and MISD architectures for computing 
Fourier transforms
Several SIMD architectures have been proposed for 
the computation of the FFT algorithm [Pease77, 
SiMuS79, Stone7l]. A concise survey of these and other 
architectures for FFT computation can be found in 

















Figure 7. The generalized structure of the MISD multimicroprocessor system (developed for the case 
of 16 microprocessors).
^re the controller unit (CU), a set of processing elements 
PEs), and an interconnection network (IN). The CU is 
esponsible for broadcasting instructions (and sometimes 
lata) to the PEs which synchronously execute the same 
instruction using local data as well as data sent by other 
processors through the IN. For the N-point FFT algo- 
ithm, N/2 PEs interconnected by a shuffle-like IN 
^Stone71J can be used, as indicated in Figure 3. This 
network has (N-2) interconnections [Stone? 1]. The data 
ommunication required by the FFT can be performed in 
>gN interconnection steps. Assuming that an intercon- 
ection step takes the same time as an input operation, 
*iis SIMD architecture can execute the FFT algorithm in 
)gN + wN+wlogN units of time.
In this paper, we propose the use of an MISD archi­
ve tu re for the computation of outputs of the DFT algo­
rithm. An MISD architecture consists also of a controller 
nit (CU), a set of processing elements (PEs) and an 
iterconnection network (IN). However, the CU broad­
casts data to all PEs where locally determined instruc­
tions are performed synchronously. As before, the IN is 
sed for exchange of intermediate results. For the DFT 
lgorithm, 0N PEs suffice and no interconnection network 
■i necessary.' One possible configuration of an MISD 
lachine is shown in Figure 7 for the case of 16 micropro­
cessors. The basic building blocks of this configuration 
are:
1. Preprocessor with the following elements:
1.1 Central processing unit
1.2 Local memory
1.3 One-bit communication ports
1.3.1 Input port (input only)
1.3.2 Interconnection port (input and
output)
1.3.3 Broadcast port (output only)
2. Processing array with microprocessors character­
ized by the following elements:
2.1 Central processing unit
2.2 Local memory
2.3 One-bit communications port
2.3.1 Broadcast port (input only)
2.3.2 Interconnection port (input and
output)
2.3.3 Acquisition port (output only)
3. Postprocessor with the following elements:
3.1 Central processing unit
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3.2 Local memory
3.3 One-tit communication ports
3.3.1 Acquisition port (input only)
3.3.2 Interconnection port (input and 
output)




All microprocessors in the system, including the prepro­
cessor and the postprocessor* are identical from the 
hardware and firmware viewpoint. We assume both the 
hardware and instruction set of each processor to be 
oriented to real-time control and signal processing. Good 
examples of such an architecture are TMS 320 
JMcDMa82], 71PDP 7720 [NEC83], or MB8764 [Morr84]. 
The hardware and firmware of the different microproces­
sors in Figure 7 are identical, but their functions (and 
consequently the application software) are different. The 
basic functions of the preprocessor are: (1) data input 
from external environment, (2) data preprocessing of the 
SIS!) type, e.g., code conversion, logarithmic compression, 
etc., (3) broadcasting a single data stream and synchron­
izing all microprocessors in the array, and (4) supervising 
functions dedicated to fault-tolerance. The basic function 
of the processors in the microprocessor array is synchro­
nous execution of different instruction streams. If neces­
sary, the streams can cooperate by exchanging the inter­
mediate results. The basic functions of the postprocessor 
are: (1) collecting the final results of processing in the 
processing array, (2) data postprocessing of the SISD 
type, e.g., code conversion, logarithmic expansion, etc., 
(3) data output to the external environment, and (4) con­
trol functions dedicated to fault-tolerance. Note that the 
preprocessor and postprocessor can be integrated into the 
same unit, but this would reduce the uniformity of the 
layout.
The basic function of the broadcast subnetwork is 
distribution of input data to all processors in the array. 
The serial broadcast bus is an appropriate solution due to 
relatively low frequency of data transfer (e.g., in case of 
the telephone quality voice-band signal processing, data 
transfer frequency is only about 8KHz). Note that the 
analogous subnetwork in the SIMD approach is used for 
transfer of instructions and typically is implemented as a 
parallel broadcast bus, due to higher frequency of instruc­
tion transfer.
The basic function of the interconnection subnet­
work is exchange of intermediate results. In principle, 
any of the interconnection subnetworks used in the SIMD 
approach [Siege79] can be used here, as well. The choice 
depends on the application and structure of intermediate 
data transfers. In the case of the SIMD approach, the 
interconnection subnetwork can be one of the most com­
plex system elements. Although in principle this may 
also be the case for an Ml-SD approach, for the MISD 
architecture of Figure 7, it is one of the simplest system 
elements. Actually, it is not needed at all in case of the 
straightforward implementation of the algorithms 
described in Sections 2.1, 2.2 and 2.3.
The basic function of the acquisition subnetwork is 
collection of final results generated in the processing 
array. Here we do not anticipate any differences between 
SIMD and MISD systems.
Note that we are concerned here with the dedicated 
real-time processing, and not with the general purpose 
processing. We therefore assume that only one program 
is being run through the whole lifetime of the system.
It will be shown later that the MISD architecture 
proposed here can be used efficiently for implementation 
of the Fourier transform-based algorithms discussed in 
Section 2. However, we also believe that it can efficiently 
support a number of non-Fourier transform-based algo­
rithms used in signal processing, process control, robotics, 
and artificial intelligence. Here we have in mind the 
applications in which a single data stream is used by a 
number of noil-correlated algorithms, in order to derive 
the information on various non-correlated characteristics 
of this single data stream. These algorithms can be 
sequential or parallel. In the later case, each processing 
unit in the processing array of Figure 7 may be a muiiim- 
ieroprocessor system of SIMD, MIMD, or even MISD 
type.
4* Comparative performance analysis
We consider three performance measures: execution 
time T, hardware complexity H, and cost C. Following 
|SiSiS82] they are defined as:
T = computation time 4- input time + interconnection 
time
H — number of PEs 4* number of interconnections 4- 
controller unit
G ~ cost/PE * number of PEs 4- cost/interconnection 
* number of interconnections
Let c denote the cost of a PE and qc denote the cost of 
an interconnection link, where q is some constant. Then, 
for the case of computing JN outputs from N serial 
inputs, the performance of the FFT on an SIMD machine 
(FFT/SIMD) and the DFT on an MISD machine 
(DFT/MISD) is given in Table 1. The cost of the con­
troller unit is assumed to be small in both cases and is 
omitted.
Table 1. Comparison of performance of FFT/SIMD and 
DFT/MISD.
FFT/SIMD DFT/MISP
T logN 4w(N4 logN) N
H (3N/2)-2 0N
C cN/2 4-qcfN-2V cflN
It follows that the hardware complexity of the 
DFT/MISD is always less than for the FFT/SIMD. The 
same can be said of the execution time if w > 1, and of 
the cost if 2 <
One of the principal differences between the two 
approaches is the dependence of the SIMD/FFT algo­
rithm on the simultaneous rather than serial availability 
of the input data. This accounts for the wN term in the 
complexity of the FFT algorithm. If the SIMD machine 
has a separate input buffer, it may be possible to collect 
one set of inputs in the buffer at the same time that the 
previous set of inputs is being processed. If the time to 
read an input set into the buffer (wN) is less than the 
time to perform an FFT (logN), then no time need to be 
spent waiting for input data. The time to process a given 
data set will still be (logN 4- wN), however, the 
throughput rate will be determined by the maximum of 





Figured. The block structure of tie implemented hardware
16)- Microprocessor declicated to the signal in subchannel with central frequency
Vm(m = l,...,4) - Subvector of four microprocessors dedicated to a group of subchannels 
INT - interrupt signal for synchronization of the multiprocessor array* generated by the 
timing extractor
INT(t0) - Interrupt signal at the beginning of a signalling interval 
INt(t0+TG/2 + nTs) - Interrupt signal indicating that output is ready 
ADC - Analog-to-Digital Converter
USART - Universal Synchronous/Asynchronous Receiver/Transmitter
fill depend on whether or not the application can quisites are incorporated to permit future expansion iiito
:>lerate the additional delay, the form of Figure 7. The block structure of the imple-
It should also be noted that the algorithm proposed mented hardware is given in Figure 8. The pseudo-code
ere for the MISD architecture may also be executable on °f ^ software for a microprocessor in the processing
a SIMD system. If the only difference between the array is given in Figure 9, and for the preprocessor and
istructions executed in different processors is the select postprocessor in Figure 10. Recall that the subvector is
on of the weighting function (ak) to use, then the algo* one of the crucial substructures of this system. The
Jthm can be run on an L-PB SIMD machine, if machine wire-wrap board with the subvector of four microproces-
as the capability of indexing into an array using the PE sors dedicated to a group of four subchannels is shown in
umber as an index. Like in the DFT/M1SD algorithm, Figure 11. Test results for the system tailored to the
execution would be synchronous, and no interconnection application of Section 2.1 are presented in Figure 12.
etwork would be needed. The 8-bit analog-to-digital converter and 8-bit pro-
In the next section we discuss the actual implement cessing complexity prove to be precise enough for this
ition of an MISD machine using microprocessor technol- application |Melvif>9, MiPaNSOj. All processors in the
Bjy. Actual values for the above specified performance system are based on the Intel 80/85 expanded with a
leasures will be computed for the case of that particular hardware multiplier. The preprocessor and the postpro-
nplementation. cessor are implemented as a single processor. This has
been enabled by the fact that their software activities are 
. Implementation of an MISD machine nonoverlapping in time. The software was developed
In order to prove the concept, an MISD multimi- using Intel 80/85 assembly, language. Utilization of the
•oprocessor system was designed and implemented.* It is high leyej language PL/M-80/85 was not possible due to
yw fully operational. The system is tailored to DFT the fact that execution time of the generated code would
*ased decomposition, demodulation and detection of the ^ime -sIoL.of duration T8 m Figure 2.
F data signal described in Section 2.1.However, it can Actually, even assembly language would not provide a
isily be modified to meet the requirements of Sections short enough execution time if the software were not
2 and 2.3. The implemented system does not fully characterized by a number of programming tricks. Some
^respond to the generalized structure in Figure 7. (As j ^hem were enabled by appropriate wiring in the
ill be seen later, some elements of secondary importance hardware.
*e omitted.) However, all hardware and software prere- „
6. Comparison
ruily designed and implemented by V. Milutinoyic.
For the technology used in the particular implemen­
tation of Section 5, we calculated the values of the per-
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Parameter Central frequency of the subchannel, P; 
Parameter Position in the vector of microprocessors, M; 
Begin
If (Interrupt request 1NT from preprocessor) Then 
For (N = X to N = 64) Do 
Get a new sample S' (N)
Compute partial product 4>(N)
Compute partial product Q(N)
End
Begin
Wait for the time slot in acquisition subnetwork 
Pass 4>(P) and Q(P) to the postprocessor 
Cooperate with preprocessor for fault-tolerance purposes 
' End
For (R = 1 to R = 7) Do
Iterative computation of A^(P) = Arctan(Q(P)/4>(P)) 
End 
Begin
Position dependent processing 









Figure 9. Software of the microprocessor in the process­
ing array.
formance measures (T, H and C), for both DFT/MISD 
and FFT/SIMD..- The calculation was based on the 
expressions in Table X, using the following parameter 
values: N = 64, 0 =.25, w = 1, and q = .125. For 
DFT/MISD we obtained T=64, 11=16, and C = 16c. For 
FFT/SIMD we obtained T=76, H=94, and C=71c. 
These results confirm the superiority of the DFT/MISD 
approach for the case of the applications under considera­
tion.
Recall that one unit of time was defined differently 
for DFT/MISD and FFT/SIMD. In the first case it was 
defined as one complex multiplication and one complex 
addition. In the second case it was defined as one com­
plex multiplication and two complex additions. So the 
difference is in the time needed for one complex addition 
(i.e., two real additions). How significant is this 
difference?
First, the time for one addition is dependent on the 
number representation used. It may be very short for 
integer addition, and it may be very long for floating­
point addition. The results for T [T(l)FT/MISD)=64 
and T(FFT/SIMD) =76] are obtained for integer addition, 
which is the worst case for comparison. It means that in 
the case of floating-point addition, the advantage of the 
DFT/MISD over the FFT/SIMD will be even greater.
Comment Preprocessor software 
Begin
If (Interrupt request INT(t0) from timing extractor) Then 
Begin
Waiting for front guard to elapse 
Utility processing
End
For (N = I to N =64) Do
Trigger the new conversion in ADC 
Collect the conversion result S(N)
Code conversion S'(N)
Data broadcast S' (N)
• End 
Begin
Testing for fault-tolerance purpose 














If (Delayed interrupt request INT(t0 + Tq/2 + 6-lT,)
For (P = l to P = 16) Do 
Collect «(4) and Q(P)
Delect sign <t>(P) and sign Q(P)
End
Begin
Packing of binary data 









Figure 10. Software of the preprocessor and the postpro­
cessor.
Second, the time for integer addition (the worst case 
for comparison) is technology dependent. In conventional 
machines, this time is considerably shorter than the time 
for integer multiplication. In the modern machines, how­
ever, these two times may be the same (e.g., TMS 320 
[McDMa82]). It means that even in the case of integer 
addition, under assumption of modern microprocessors, 
the DFT/MISD will be superior to the FFT/SIMD. We 
believe that even higher differences can be expected in 
the case of VLSI/WSI implementation [Gajsk82].
As an example, assume that one addition takes the 
same time as one multiplication. Then one unit of time 
corresponds to 7 additions in DFT/MISD, and 9 additions 
in FFT/SIMD. Hence, if the value of T(DFT/MISD) has 
to be expressed in the same time units as the value of 
T(FFiySlMD), then it has to be weighted by 7/9. For 
the implementation of Section 5, this implies a reduction 
of execution time from 64 units [T(DFT/MISD) in Table 
1] to 50 units.
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igure 11. Wire-wrap board with microprocessor subvec-, 
tor dedicated to a group of four subchannels. * *
Conclusions and extensions
In this paper we have shown that in siome applica- 
ions requiring the computation of a particular case of the 
burier transform, it is more efficient to use an MISD 
rchitecture and a straightforward implementation of the 
>FT algorithm than the generally accepted SIMD com- 
uter for FFT computation. These algorithms require 
nly a subset of size L =ffN of the DFT outputs, Very 
ften it is cited that the PFT is better suited than the
*FT only if number of outputs L is less than logN, i.e., if 
lie speed-up ratio s = LN/logN =L/logN is less than 
ne. This is true for SISD implementations, but not for 
vultiprocessor implementations, where the cost of added 
rocessors and the interconnection network may have a 
■onsiderabje influence on the overall implementation 
■osts. For a; multiprocessor architecture, it may also be 
ecessary to take the time for the serial arrival of the 
lput data into account. Consequently, the DFT may be 
etter suited even for values of L higher than logN. The 
■ut-off point is dependent on the problem, architecture, 
nd technology under consideration. In this paper it is 
fcown that the MISD architecture in the case of a chosen 
microprocessor technology offers a very high cut-off value. 
~s an example, this paper describes a microprocessor- 
ased implementation in which DFT/MISD is better 
lited than the FFT/SiMD, although the value of 
= L/logN is higher than one, and equal to 2.67 (for the 
■sample of Section 2.1), 2.9 to 4 (for the example of Sec- 
on 2.2), and 1.25 (for the example of Section 2.3). 
ccording to Table 1 and implementation results, the 
)st of processors and the interconnection network in the 
ise of the SIMD implementation with perfect shuffle-like 
higher compared with the MISD implementation 
ithout interconnection network. For the implementa- 
-on described in Section 5, it is more than 4 times 
ligher.
From a more general perspective, this paper illus- 
ates an example of application oriented architecture 
3sign. The efficiency measures considered above can be 
implemented by analyses of: fault tolerance [PradhSl], 
gorithm restructuring [Gajsk84], VLSI/WSI impiemen- 
■tbility [Thomp83l, and partitionability [Gajsk8l|. For 
iiese, the DFT/MISD implementation also has significant













Figure 12. Test results and block scheme of the testing 
procedure
SNR - Energy per bit versus noise power den­
sity
Pe - Bit-error rate
advantages over the FFT/SIMD counterpart. This 
results mainly from the regularity, homogeneity and 
absence of interconnection network in the MISD machine, 
Currently, we are investigating more general versions of 
MISD machines, other suitable algorithms and applica­
tions, as well as their implementation in the VLSI/WSI 
technology.
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